GB2354109A - Interconnects for charge coupled devices. - Google Patents

Interconnects for charge coupled devices. Download PDF

Info

Publication number
GB2354109A
GB2354109A GB9921392A GB9921392A GB2354109A GB 2354109 A GB2354109 A GB 2354109A GB 9921392 A GB9921392 A GB 9921392A GB 9921392 A GB9921392 A GB 9921392A GB 2354109 A GB2354109 A GB 2354109A
Authority
GB
United Kingdom
Prior art keywords
titanium nitride
layer
titanium
optical sensor
sensor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB9921392A
Other versions
GB2354109B (en
GB9921392D0 (en
Inventor
Robert Groulx
Raymond Frost
Yves Tremblay
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Microsemi Semiconductor ULC
Original Assignee
Mitel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitel Corp filed Critical Mitel Corp
Priority to GB9921392A priority Critical patent/GB2354109B/en
Publication of GB9921392D0 publication Critical patent/GB9921392D0/en
Priority to CA002316459A priority patent/CA2316459A1/en
Publication of GB2354109A publication Critical patent/GB2354109A/en
Priority to US10/435,043 priority patent/US6833282B2/en
Application granted granted Critical
Publication of GB2354109B publication Critical patent/GB2354109B/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76843Barrier, adhesion or liner layers formed in openings in a dielectric
    • H01L21/76847Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned within the main fill metal
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/32051Deposition of metallic or metal-silicide layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53257Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/148Charge coupled imagers
    • H01L27/14806Structural or functional details thereof
    • H01L27/14812Special geometry or disposition of pixel-elements, address lines or gate-electrodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Abstract

An interconnect layer 18 comprises a sandwich of alternating TiN and Ti layers. The layers deposited in a collimated sputtering chamber supplied with nitrogen and having a titanium target. The interconnect may be used in CMOS active pixel sensors.

Description

2354109 CCD WAFERS WITH TITANIUM REFRACTORY METAL This invention related
to optical sensor devices, such as charge coupled devices, and in particular to a method of making an optical sensor device with a metalization layer capable of withstanding high temperature treatment used during SITe's backside thinning process while making backside illuminated sensors to improve quantum efficiency and reduce dark current.
As is well known in the art, charge coupled devices (CCDs) are used in a variety of optical applications and are the active component in video cameras. Such devices consist of an array of field effect transistors with a polysilicon contact layer formed over the date, and over which is placed a pyroglass protective layer with contact openings so that an overlying metalization layer fortning interconnects can make contact with the exposed polysilicon.
Typically, an aluminum alloy is used as the metalization layer in semiconductor devices. The problem with aluminum is that it will not withstand temperatures in excess of about 4500C, whereas in order to reduce dark current, CCI)s need to be annealed at temperatures considerably higher than this. In the prior art, it is known to replace aluminum by tungsten, but the problem with tungsten is that it forms under stress, which causes it to flake, and also it does not adhere to N+ and P+ silicon contacts.
An object of the invention is to alleviate the afore-mentioned problems in the prior art.
According to the present invention there is provided a method of making an optical sensor device, such as a charge coupled device, including an interconnect layer to contact active areas comprising the steps of depositing a first titanium nitride layer on said active areas; and depositing a plurality of alternating titanium and titanium nitride layers to form a composite sandwich structure The titanium nitride/titanium (TiN/Ti) sandwich structure is capable of withstanding the anneal temperatures required to reduce dark current. The titanium is in tensile stress and the TiN in compressive stress. By suitably depositing the layers, the stresses cancel out and thus eliminate the flaking problems experienced in the prior art.
The top layer of the sandwich structure is also preferably TiN since titanium oxidizes quickly, but it could be titanium.
The structure is also simple to form since it can be applied in a single sputtering chamber. To switch from Ti to TiN, it is merely necessary to turn on the supply of nitrogen.
The Ti/TiN is preferably deposited in a common collimated sputtering chamber. The collimator is located below the titanium target and reduces the titanium flux on the lower side of the collimator so that stochiometric TiN can be deposited on the wafer. With the collimator TiN having a bulk resistivity of 50 microohm cm. can be obtained.
The invention also provides an optical sensor device including an interconnect layer to contact active areas, wherein said interconnect layer comprises a first layer of titanium nitride layer on said active areas; and a plurality of alternating titanium and titanium nitride layers to form a composite sandwich structure.
The invention will now be described in more detail, by way of example only, with reference to the accompanying drawings, in which-- Figure I is a schematic view showing a metalization layer in a charge coupled device; and Figure 2 is a schematic view of a sputtering chamber with collimator.
Referring now to Figure 1, the charge coupled device comprises a silicon substrate 10 containing transistors with active areas, such as P+ active area 12, for example, source and drain regions of FETs, and gate 14. Polysilson contact layers 16, for example consisting of poly 1, 2 and 3 layers are deposited on the contact gate 14.
Typically, a Vapox pyroglass protective layer 22 is deposited over the ploy layers 16 and active areas 12 to protect the exposed layers. Contact holes 24 are then formed and extends between the interconnect layer and substrate a metalization layer 18 forming an interconnect layer, is deposited on the poly layer 16 and the active areas 12 to provide the necessary interconnections between the component elements of the device.
As will be seen the interconnect layer 18 must be deposited on the poly layer 18 and also the active P+ area 12.
The interconnect layer 18 consists of a TiN/Ti/TiN/Ti/TiN sandwich structure. Each TiN layer is 1 OOOA thick and each Ti layer is 200 A thick.
The layers are deposited in a collimated sputtering chamber as shown in Figure 2. This consists of a conventional sputtering chamber 30 with a titanium target 32, and wafer support 34 shown supporting wafer 36. A first supply line 38 is provided for an inert gas, typically argon, and a second supply line is provided for nitrogen.
Collimator 42, which is provided between the titanium target 32 and the wafer 36, consists of a honeycomb arrangement of longitudinal channels that transfer only the titanium atoms travelling in the vertical direction onto the wafer with the result that the titanium flux under the collimator is at least five times less than immediately under the tungsten target.
The high titanium flux above the collimator prevents the titanium target from being poisoned by the nitrogen gas during the deposition of TiN. This ensures that the titanium target remains pure and results in a very uniform layer of high quality, stoichiometric TiN being deposited on the wafer. This is important to ensure low resistivity of the TiN layer.
With a five layer structure as described for the interconnect layer 18, which has a total thickness of 3,400A, it is possible to achieve a sheet resistance of about 1 K2 per square. This is quite an achievement, in part due to the use of the collimated sputtering system which permits the manufacture of TiN layers having very good sheet resitance. The resulting sandwich is substantially stress free.
It is known that the sheet resistance of titanium decreases with layer thickness, but typically greater thicknesses would be required at the risk of increasing stress.
The TiN bonds well to poly and N+ or P+ silicon with low contact resistance. Even though the conductivity of TiN is normally poor, in combination with Ti in the structure described, it has excellent properties.
Another important advantage of the structure described arises in connection with back illuminated CCDs. In this case, the substrate, which may start off about 675 microns thick, is back polished to 10 to 15 microns to make it transparent to incident light. The sandwich structure described does not have a tendency to flake or cause the wafer to bow as the thickness is reduced because the tensile and compressive stresses cancel.
The invention is also applicable to CMOS active pixel sensors or other circuitry.

Claims (12)

  1. We claim:
    A method of making an optical sensor device including an interconnect layer to contact active areas comprising the steps of; depositing a first titanium nitride layer on said active areas; and depositing a plurality of alternating titanium and titanium nitride layers to form a composite sandwich structure.
  2. 2. A method as claimed in claim 1, wherein the top layer of said sandwich structure is titanium nitride.
  3. 3. A method as claimed in claim 1, wherein said titanium nitride and titanium layers are deposited by sputtering in a chamber alternately in the absence and presence of nitrogen.
  4. 4. A method as claimed in claim 3, wherein said sputtering is carried out in a collimated sputtering chamber.
  5. 5. A method as claimed in claim 1, wherein said titanium nitride layers are approximately I OOOA thick.
  6. 6. A method as claimed in claim 5, wherein said titanium nitride layers are approximately 200A thick
  7. 7. A method as claimed in claim 1, wherein said optical sensor device is a charge coupled device.
  8. 8. An optical sensor device including an interconnect layer to contact active areas wherein said interconnect layer comprises a first layer of titanium nitride layer on said active areas; and a plurality of alternating titanium and titanium nitride layers to form a composite sandwich structure.
  9. 9. An optical sensor device as claimed in claim 8, wherein the top layer of said sandwich structure is titanium nitride.
  10. 10. An optical sensor device as claimed in claim 8, wherein said titanium nitride layers are approximately I OOOA thick.
  11. 11. An optical sensor device as claimed in claim 10, wherein said titanium nitride layers are approximately 200A thick 1 1
  12. 12. An optical sensor device as claimed in claim 8, wherein said optical sensor device is a charge coupled device.
GB9921392A 1999-09-11 1999-09-11 CCD Wafers with titanium refractory metal Expired - Fee Related GB2354109B (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
GB9921392A GB2354109B (en) 1999-09-11 1999-09-11 CCD Wafers with titanium refractory metal
CA002316459A CA2316459A1 (en) 1999-09-11 2000-08-18 Ccd wafers with titanium refractory metal
US10/435,043 US6833282B2 (en) 1999-09-11 2003-05-12 Method of forming an optical sensor device having a composite sandwich structure of alternating titanium and titanium nitride layers

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB9921392A GB2354109B (en) 1999-09-11 1999-09-11 CCD Wafers with titanium refractory metal

Publications (3)

Publication Number Publication Date
GB9921392D0 GB9921392D0 (en) 1999-11-10
GB2354109A true GB2354109A (en) 2001-03-14
GB2354109B GB2354109B (en) 2004-07-14

Family

ID=10860678

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9921392A Expired - Fee Related GB2354109B (en) 1999-09-11 1999-09-11 CCD Wafers with titanium refractory metal

Country Status (1)

Country Link
GB (1) GB2354109B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4553154A (en) * 1981-01-13 1985-11-12 Sharp Kabushiki Kaisha Light emitting diode electrode
US5317187A (en) * 1992-05-05 1994-05-31 Zilog, Inc. Ti/TiN/Ti contact metallization
WO1996026537A1 (en) * 1995-02-24 1996-08-29 Advanced Micro Devices, Inc. A PROCESS FOR IN-SITU DEPOSITION OF A Ti/TiN/Ti ALUMINUM UNDERLAYER

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4553154A (en) * 1981-01-13 1985-11-12 Sharp Kabushiki Kaisha Light emitting diode electrode
US5317187A (en) * 1992-05-05 1994-05-31 Zilog, Inc. Ti/TiN/Ti contact metallization
WO1996026537A1 (en) * 1995-02-24 1996-08-29 Advanced Micro Devices, Inc. A PROCESS FOR IN-SITU DEPOSITION OF A Ti/TiN/Ti ALUMINUM UNDERLAYER

Also Published As

Publication number Publication date
GB2354109B (en) 2004-07-14
GB9921392D0 (en) 1999-11-10

Similar Documents

Publication Publication Date Title
EP0843895B1 (en) Method of manufacturing a metal interconnect structure for an integrated circuit with improved electromigration reliability
US5920122A (en) Contact structure using barrier metal and method of manufacturing the same
KR940010520B1 (en) Semiconductor device and manufacturing method thereof
US5365111A (en) Stable local interconnect/active area silicide structure for VLSI applications
EP0480409B1 (en) Method of fabricating a Ti/TiN/Al contact, with a reactive sputtering step
US5847459A (en) Multi-level wiring using refractory metal
KR950021707A (en) Solid state imaging device and manufacturing method thereof
US20060223214A1 (en) Optoelectronic component for converting electromagnetic radiation into a intensity-dependent photocurrent
US6465821B2 (en) Solid state image sensing device
TW201324755A (en) Devices and methods for forming the same
JPH0936228A (en) Formation of wiring
US6545735B1 (en) Reflective plate structure provided in a reflective liquid crystal display having a thin film transistor
JPH07326725A (en) Manufacturing method of solid image pick up device
JP3751681B2 (en) Liquid crystal display device and manufacturing method thereof
JPS6012770A (en) Thin film field effect transistor
EP1035588A3 (en) Iridium conductive electrode/barrier structure and method for same
US6215188B1 (en) Low temperature aluminum reflow for multilevel metallization
FR2519803A1 (en) SEMICONDUCTOR DEVICE HAVING A SHOOTING UNIT AND A PLAYBACK UNIT, AND METHOD FOR ITS PRODUCTION
US6833282B2 (en) Method of forming an optical sensor device having a composite sandwich structure of alternating titanium and titanium nitride layers
GB2354109A (en) Interconnects for charge coupled devices.
US6344668B1 (en) Solid-state image pickup device and method of manufacturing the same
JP5629906B2 (en) Connection pad structure for image sensor on thin substrate
US6211550B1 (en) Backmetal drain terminal with low stress and thermal resistance
EP3817071B1 (en) Optical sensor and thin film photodiode
JP4401066B2 (en) Semiconductor integrated device and manufacturing method thereof

Legal Events

Date Code Title Description
732E Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977)
732E Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977)
PCNP Patent ceased through non-payment of renewal fee

Effective date: 20160911