GB2347535B - A method and apparatus for interfacing a device compliant to first bus protocol to an external bus - Google Patents

A method and apparatus for interfacing a device compliant to first bus protocol to an external bus

Info

Publication number
GB2347535B
GB2347535B GB0014628A GB0014628A GB2347535B GB 2347535 B GB2347535 B GB 2347535B GB 0014628 A GB0014628 A GB 0014628A GB 0014628 A GB0014628 A GB 0014628A GB 2347535 B GB2347535 B GB 2347535B
Authority
GB
United Kingdom
Prior art keywords
bus
interfacing
device compliant
protocol
external bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
GB0014628A
Other versions
GB2347535A (en
GB0014628D0 (en
Inventor
Byron Gillespie
Marc Goldschmidt
Terry Sych
Bruce Young
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/580,130 external-priority patent/US5751975A/en
Application filed by Intel Corp filed Critical Intel Corp
Publication of GB0014628D0 publication Critical patent/GB0014628D0/en
Publication of GB2347535A publication Critical patent/GB2347535A/en
Application granted granted Critical
Publication of GB2347535B publication Critical patent/GB2347535B/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/105—Program control for peripheral devices where the programme performs an input/output emulation function
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/404—Coupling between buses using bus bridges with address mapping

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
GB0014628A 1995-12-28 1996-12-27 A method and apparatus for interfacing a device compliant to first bus protocol to an external bus Expired - Fee Related GB2347535B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/580,130 US5751975A (en) 1995-12-28 1995-12-28 Method and apparatus for interfacing a device compliant to a first bus protocol to an external bus having a second bus protocol and for providing virtual functions through a multi-function intelligent bridge
GB9812475A GB2324182B (en) 1995-12-28 1996-12-27 A method and apparatus for interfacing a device compliant to first bus protocol to an external bus

Publications (3)

Publication Number Publication Date
GB0014628D0 GB0014628D0 (en) 2000-08-09
GB2347535A GB2347535A (en) 2000-09-06
GB2347535B true GB2347535B (en) 2000-11-08

Family

ID=26313832

Family Applications (3)

Application Number Title Priority Date Filing Date
GB0014623A Expired - Fee Related GB2347533B (en) 1995-12-28 1996-12-27 A method and apparatus for interfacing a device compliant to first bus protocol to an external bus
GB0014627A Expired - Fee Related GB2347534B (en) 1995-12-28 1996-12-27 A method and apparatus for interfacing a device compliant to first bus protocol to an external bus
GB0014628A Expired - Fee Related GB2347535B (en) 1995-12-28 1996-12-27 A method and apparatus for interfacing a device compliant to first bus protocol to an external bus

Family Applications Before (2)

Application Number Title Priority Date Filing Date
GB0014623A Expired - Fee Related GB2347533B (en) 1995-12-28 1996-12-27 A method and apparatus for interfacing a device compliant to first bus protocol to an external bus
GB0014627A Expired - Fee Related GB2347534B (en) 1995-12-28 1996-12-27 A method and apparatus for interfacing a device compliant to first bus protocol to an external bus

Country Status (1)

Country Link
GB (3) GB2347533B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6823418B2 (en) * 2001-06-29 2004-11-23 Intel Corporation Virtual PCI device apparatus and method
US20090157949A1 (en) * 2007-12-18 2009-06-18 Leibowitz Robert N Address translation between a memory controller and an external memory device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1996037842A1 (en) * 1995-05-22 1996-11-28 International Business Machines Corporation Add-in board with enable/disable expansion rom for pci bus computers

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5446869A (en) * 1993-12-30 1995-08-29 International Business Machines Corporation Configuration and RAM/ROM control of PCI extension card residing on MCA adapter card
US5548730A (en) * 1994-09-20 1996-08-20 Intel Corporation Intelligent bus bridge for input/output subsystems in a computer system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1996037842A1 (en) * 1995-05-22 1996-11-28 International Business Machines Corporation Add-in board with enable/disable expansion rom for pci bus computers

Also Published As

Publication number Publication date
GB2347534A (en) 2000-09-06
GB0014627D0 (en) 2000-08-09
GB2347533A (en) 2000-09-06
GB2347535A (en) 2000-09-06
GB2347534B (en) 2000-11-08
GB0014628D0 (en) 2000-08-09
GB0014623D0 (en) 2000-08-09
GB2347533B (en) 2000-11-08

Similar Documents

Publication Publication Date Title
GB2324182B (en) A method and apparatus for interfacing a device compliant to first bus protocol to an external bus
AU2656892A (en) Method and apparatus for concurrent packet bus
GB9518836D0 (en) Method and apparatus for providing a synchronous communication environment
HU9600991D0 (en) Device for a cordless data receiving apparatus and method of production of this device
AU3411795A (en) Method and apparatus for accelerating arbitration in a serial bus by detection of acknowledge packets
GB2315194B (en) Method and apparatus for resynchronizing two system clocks
IL125887A0 (en) Method of transmitting a data packet using ethernet from a first device to at least one other device
EP0789872A4 (en) Method and apparatus for serially interfacing isochronous and asynchronous peripherals
EP0938794A4 (en) System and method for interfacing a local communication device
AU6731794A (en) Method and apparatus for electronic licensing
AU5479596A (en) Method of and apparatus for setting up electronic device
ZA961601B (en) Apparatus and method for a data communications device to selectively operate as an analog modem as a digital modem and as a terminal adapter
GB2279850B (en) Interface protocol method and apparatus
AU1568497A (en) Method and apparatus for providing an interface between a system and a peripheral device
AU2001242010A1 (en) Apparatus and method for dedicated interconnection over a shared external bus
AU5421296A (en) Method and apparatus for networking data devices using an uplink module
AU5544996A (en) Apparatus and method for line placement
PL320929A1 (en) Method of and apparatus for converting the signal protocol between a processor and its associated system bus
EP0782276A3 (en) Method and apparatus synchronizing slot receiving data
AU6155499A (en) Method and apparatus for connecting an incoming call to a computer system
GB2347535B (en) A method and apparatus for interfacing a device compliant to first bus protocol to an external bus
EP0746066A3 (en) Method and apparatus for attaching connectors
AU7259798A (en) A method and system for interfacing a pci device to an external pci bus in a differing clock domain
AU6783098A (en) Method and apparatus for terminating a bus
GB2306714B (en) Data transmitting apparatus using fifo memory and method thereof

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee

Effective date: 20151227