GB2329093B - A synchronising circuit for a PBX for synchronising a PCM clock signal with basic rate ISDN network signals - Google Patents

A synchronising circuit for a PBX for synchronising a PCM clock signal with basic rate ISDN network signals

Info

Publication number
GB2329093B
GB2329093B GB9725864A GB9725864A GB2329093B GB 2329093 B GB2329093 B GB 2329093B GB 9725864 A GB9725864 A GB 9725864A GB 9725864 A GB9725864 A GB 9725864A GB 2329093 B GB2329093 B GB 2329093B
Authority
GB
United Kingdom
Prior art keywords
synchronising
pbx
clock signal
network signals
isdn network
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
GB9725864A
Other versions
GB9725864D0 (en
GB2329093A (en
Inventor
Peter Martin Brady
Patrick Francis Duignan
Michael Gerard Kirby
John Paul Duffy
Paul Francis Hough
Eugene Paul Ryan
Michael Noel O'keeffe
John Anthony Hanlon
James Patrick Hand
Richard William Parfrey
John Oliver Byrne
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lake Electronic Technologies Ltd
Original Assignee
Lake Electronic Technologies Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lake Electronic Technologies Ltd filed Critical Lake Electronic Technologies Ltd
Publication of GB9725864D0 publication Critical patent/GB9725864D0/en
Publication of GB2329093A publication Critical patent/GB2329093A/en
Application granted granted Critical
Publication of GB2329093B publication Critical patent/GB2329093B/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0435—Details
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13209—ISDN
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13214—Clock signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1322—PBX
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13292—Time division multiplexing, TDM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1332—Logic circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13322—Integrated circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1336—Synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
GB9725864A 1997-09-09 1997-12-05 A synchronising circuit for a PBX for synchronising a PCM clock signal with basic rate ISDN network signals Expired - Fee Related GB2329093B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IE970664A IE970664A1 (en) 1997-09-09 1997-09-09 A synchronising circuit for a PBX for synchronising a PCM clock signal with basic rate ISDN network signals

Publications (3)

Publication Number Publication Date
GB9725864D0 GB9725864D0 (en) 1998-02-04
GB2329093A GB2329093A (en) 1999-03-10
GB2329093B true GB2329093B (en) 2002-07-31

Family

ID=11041587

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9725864A Expired - Fee Related GB2329093B (en) 1997-09-09 1997-12-05 A synchronising circuit for a PBX for synchronising a PCM clock signal with basic rate ISDN network signals

Country Status (2)

Country Link
GB (1) GB2329093B (en)
IE (1) IE970664A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6990159B1 (en) * 1999-06-30 2006-01-24 Infineon Technologies Ag Circuit for generating clock pulses in a communications system
CN103198734A (en) * 2012-01-06 2013-07-10 苏州市职业大学 Signal synchronization PCM coding and decoding experiment system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2220327A (en) * 1988-06-30 1990-01-04 Toshiba Kk Telephone exchange synchronized with digital network
US5136617A (en) * 1990-12-03 1992-08-04 At&T Bell Laboratories Switching technique for attaining synchronization
GB2257603A (en) * 1991-07-10 1993-01-13 Plessey Telecomm Synchronous digital hierarchy data transmission timing

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2220327A (en) * 1988-06-30 1990-01-04 Toshiba Kk Telephone exchange synchronized with digital network
US5136617A (en) * 1990-12-03 1992-08-04 At&T Bell Laboratories Switching technique for attaining synchronization
GB2257603A (en) * 1991-07-10 1993-01-13 Plessey Telecomm Synchronous digital hierarchy data transmission timing

Also Published As

Publication number Publication date
GB9725864D0 (en) 1998-02-04
GB2329093A (en) 1999-03-10
IE970664A1 (en) 1999-03-10

Similar Documents

Publication Publication Date Title
EP0738443A4 (en) Integrated mutli-fabric digital cross-connect timing architecture
GB2308759B (en) Digital delay locked loop circuit using synchronous delay line
IL125571A0 (en) A packet-switched-network telephone system
GB9614927D0 (en) Arranging data signals defining a network
GB9715497D0 (en) A telecommunications network
EP0509706A3 (en) Telephone communication system having an enhanced timing circuit
IL119264A0 (en) Circuit for providing test data to a digital circuit
EP0456258A3 (en) Network synchronization unit for a telephone exchange
IL142738A0 (en) Multi-line appearance telephony via a computer network
GB2336271B (en) Subscriber line interface circuit (SLIC) simulator
GB2299482B (en) Telephone circuit
EP0281888A3 (en) Circuit arrangement for the subscriber line circuits of a digital time division multiplex telecommunication exchange
GB2329093B (en) A synchronising circuit for a PBX for synchronising a PCM clock signal with basic rate ISDN network signals
IL118918A (en) Sensing circuit for asymmetric digital subscriber line signals
AU6580098A (en) Subscriber loop extension system for isdn basic rate interfaces
AU3185293A (en) A connection network for synchronous digital hierarchy signals
EP0518432A3 (en) Digital subscriber line circuit for connecting an isdn subscriber to the trunk side of a digital exchange
GB9806070D0 (en) Management of a telecommunications system
NZ234064A (en) Digital signal cross-connect (dsx) module
GB9612090D0 (en) Synchronous clock for digital exchange
GB9413933D0 (en) A telephone interface circuit
GB9509199D0 (en) Digital telephony
GB9200669D0 (en) Tdm digital speech signals
GB2342015B (en) Synchronising digital signals
PL314011A1 (en) Circuit arrangement for indicating the appearance of pre-set dtmf tone signal on a trunl line of telephone exchange

Legal Events

Date Code Title Description
732E Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977)

Free format text: REGISTERED BETWEEN 20120920 AND 20120926

PCNP Patent ceased through non-payment of renewal fee

Effective date: 20131205