GB2307103A - Electrode connections for semiconductor devices - Google Patents

Electrode connections for semiconductor devices Download PDF

Info

Publication number
GB2307103A
GB2307103A GB9702460A GB9702460A GB2307103A GB 2307103 A GB2307103 A GB 2307103A GB 9702460 A GB9702460 A GB 9702460A GB 9702460 A GB9702460 A GB 9702460A GB 2307103 A GB2307103 A GB 2307103A
Authority
GB
United Kingdom
Prior art keywords
electrode
film
metal
semiconductor device
wire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB9702460A
Other versions
GB2307103B (en
GB9702460D0 (en
Inventor
Toshihiko Shiga
Ryo Hattori
Tomoki Oku
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP5154642A external-priority patent/JPH0730095A/en
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of GB9702460D0 publication Critical patent/GB9702460D0/en
Publication of GB2307103A publication Critical patent/GB2307103A/en
Application granted granted Critical
Publication of GB2307103B publication Critical patent/GB2307103B/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
    • H01L23/53223—Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45—Ohmic electrodes
    • H01L29/452—Ohmic electrodes on AIII-BV compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48617—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48624—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48717—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48724—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01032—Germanium [Ge]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10329—Gallium arsenide [GaAs]

Abstract

The semiconductor device comprises a semi conductor substrate 11, an electrode 12 on the surface of the substrate, a barrier metal layer 13 on the electrode and comprising a metal that prevents solid phase diffusion between the electrode and a metal wire 16 to be connected to the electrode, even if heat is applied, and a metal 15 a comprising the same metal as the wire. The electrode 12 is made of Al., the barrier layer 13 comprises WS 2 N, and the layer 15a and the wire 16 are made of Au.

Description

SEMICONDUCTOR DEVICE AND METHOD FOR PRODUCING SEMICONDUCTOR DEVICE FIELD OF TI4E TNVFNTTON The present invention relates to a method for producing a semiconductor device and, more particularly, to a technique for connecting an electrode with a wiring layer or a wire.
BACKGROUND OF E TNVNTTON Figures 6(a)-6(e) are sectional views illustrating process steps for connecting an electrode and a wiring layer in a conventional method of producing a compound semiconductor device.
Initially, a front surface of a GaAs substrate 1 is covered with a first insulating film 2, and a resist pattern 3 is formed on the insulating film 2 using a conventional photolithographic technique. Using the resist pattern 3 as a mask, the first insulating film 2 is dry etched to expose a region of the GaAs substrate 1 where an electrode is to be formed (figure 6(a)).
In the step of figure 6(b), Au-Ge alloy, Ni, and Au are successively deposited over the entire surface of the GaAs substrate 1 to form an electrode metal film 4 comprising Au Ge/Ni/Au. Then, the resist pattern 3 and overlying portions of the metal film 4 are removed using a lift-off technique, resulting in an electrode 4a as shown in figure 6(c).
In the step of figure 6(d), the first insulating film 2 and the electrode 4a are covered with a second insulating film 7, and a contact hole 7a is formed penetrating through the second insulating film 7 using conventional photolithography and etching technique. Then, an Au film 6 for wiring is deposited over the substrate.
Thereafter, as illustrated in figure 6(e), the Au film 6 is patterned in a desired shape using an etching process, resulting in a wiring layer 6a.
In the above-described process steps, since the metal film 4 comprises Au-Ge/Ni/Au, the electrode 4a produces an ohmic contact with the GaAs substrate 1. Since the metal film 6 for wiring comprises Au, the wiring layer 6a is connected to the electrode 4a with high thermal and mechanical stability. In addition, the contact resistance between the wiring layer 6a and the electrode 4a is reduced.
With increasing requirements for small-sized and highly-integrated semiconductor devices in recent years, finer wiring patterns have been needed. In the conventional compound semiconductor device, however, since Au is employed for the wiring layer 6a, which is patterned by sputter etching or ion beam etching but cannot be patterned by reactive ion etching (RIE) that provides a fine patterning, a fine wiring pattern is not attained. Since Al can be patterned by RIE, it is thought that an Al wiring layer is employed in the compound semiconductor device.In this case, however, if the device is subjected to a heat treatment at about 300 C after the formation of the Al wiring layer, undesirable solid phase reaction of Al and Au occurs at the junction between the Al wiring layer and the ohmic electrode formed on the GaAs substrate, i.e., the Au Ge/Ni/Au electrode 4a, whereby an intermetallic compound, such as AuA12, is formed at the junction. The intermetallic compound increases the contact resistance and reduces the mechanical strength, adversely affecting performance and reliability of the device.
On the other hand, in a semiconductor device employing an Si substrate, if Au is in contact with the Si substrate, trapping centers for trapping carriers are formed within the Si substrate, adversely affecting the semiconductor characteristics. In order to make a favorable ohmic contact with the Si substrate, Al or Al base alloy is usually employed for the electrode and an Au wire is bonded on the electrode. The Au wire is employed in the bonding process because a nail head bonding process which is not restricted in the bonding direction can be adopted using the Au wire in a package including a plurality of leads, extending directions of which are not limited to one direction, whereby favorable connection between the Au wire and each lead is achieved.
As described above, if heat is applied to the junction between Al and Au, Al and Au easily react upon each other.
Therefore, also in the above-described semiconductor device, when the Au wire is bonded on the Al electrode, an intermetallic compound, such as AuA12, is formed at the junction, increasing the contact resistance and reducing the mechanical strength. In order to suppress the generation of the intermetallic compound, the initial stage in the bonding process is conventionally carried out in a time as short as possible at a low temperature to reduce the solid phase diffusion between Au and Al. However, no matter how short the bonding time at the low temerature bonding is, Au and Al easily react upon each other, so that it is impossible to completely prevent the generation of the intermetallic compound.
SUMMARY OF THE INVENTION It is an object of the present invention to provide a semiconductor device including an electrode and a wiring layer which are stably connected to each other with reduced contact resistance and no intermetallic compound at the junction therebetween even if the electrode and the wiring layer comprise different metals that form an intermetallic compound at the junction when heat is applied.
It is another object of the present invention to provide a semiconductor device including an electrode and a bonding wire which are connected to each other with no intermetallic compound at the junction therebetween even if the electrode and the wire comprise different metals that are easily diffused to each other.
Other objects and advantages of the present invention will become apparent from the detailed description given hereinafter; it should be understood, however, that the detailed description and specific embodiment are given by way of illustration only, since various changes and modifications within the scope of the invention will become apparent to those skilled in the art from this detailed description.
According to a first aspect of the present invention, in a semiconductor device, an electrode and a wiring layer comprising different metals which form an intermetallic compound at the junction therebetween when heat is applied are connected via a barrier metal layer which does not make solid phase diffusion with the metals of the electrode and the wiring layer even if heat is applied. Therefore, the electrode and the wiring layer are connected with reduced contact resistance and high reliability.
According to a second aspect of the present invention, in a semiconductor device, a metal electrode is covered with a barrier metal layer which does not make solid phase diffusion with the metal electrode nor with a wire comprising a metal different from the metal of the electrode even if heat is applied, a metal layer comprising the same metal as the wire is disposed on the barrier metal layer, and the wire is bonded on the metal layer. Therefore, the electrode and the wire are connected with reduced contact resistant and high reliability.
GRIEF DESCRIPTIQN OF THY DRAWTN(;S Figures l(a)-l(e) are sectional views illustrating process steps for connecting an electrode and a wiring layer in a method of manufacturing a semiconductor device in accordance with a first embodiment of the present invention.
Figures 2(a)-2(e) are sectional views illustrating process steps for connecting an electrode and a wiring layer in a method of manufacturing a semiconductor device in accordance with a second embodiment of the present invention.
Figures 3(a)-3(c) are sectional views illustrating process steps for connecting an electrode and a wiring layer in a method of manufacturing a semiconductor device in accordance with a third embodiment of the present invention.
Figures 4(a)-4(c) are sectional views illustrating process steps for connecting an electrode and a wiring layer in a method of manufacturing a semiconductor device in accordance with a fourth embodiment of the present invention.
Figures 5(a)-5(f) are sectional views illustrating process steps for connecting an electrode and a metal wire in a method of manufacturing a semiconductor device in accordance with a fifth embodiment of the present invention.
Figures 6(a)-6(e) are sectional views illustrating process steps for connecting an electrode and a wiring layer in a method of manufacturing a semiconductor device in accordance with the prior art.
DWTATLF:Q DRSCRIPUTON OF THE PREFERRED EMBODIMENTS Figures l(a)-l(e) are sectional views illustrating process steps for connecting an electrode and a wiring layer according to a first embodiment of the present invention.
In the figures, the same reference numerals as in figures 6(a)-6(e) designate the same or corresponding parts.
Reference numeral 8 designates a WSiN film and numeral 8a designates a patterned WSiN film. Reference numeral 9 designates an Al film and numeral 9a designates a wiring layer comprising Al.
The steps illustrated in figures l(a)-l(c) are identical to those already described with respect to figures 6(a)-6(c) and, therefore, do not require repeated description.
In the step of figure l(d), the insulating film 2 and the Au-Ge/Ni/Au electrode 4a are covered with an insulating film 7, and a contact hole 7a is formed penetrating through the insulating film 7 by conventional photolithography and etching technique to expose the surface of the electrode 4a.
Then, a WSiN film 8 is deposited on the surface of the insulating film 7, on the surface of the electrode 4a, and on the internal side walls of the contact hole 7a by reactive sputtering. Then, an Al film 9 for wiring is deposited on the WSiN film 8 by sputtering. Since the WSiN film 8 formed in the reactive sputtering process offers good coverage, the surface of the electrode 4a exposed in the contact hole 7a and the internal side surface of the contact hole 7a are uniformly covered with the WSiN film 8. In addition, the Al film 9 is formed on the WSiN film 8 with high stability.
Thereafter, a prescribed resist pattern (not shown) is formed on the Al film 9. Using the resist pattern as a mask, unnecessary portions of the Al film 9 are removed by RIE using C1 gas and, subsequently, unnecessary portions of the WSiN film 8 are removed by RIE using CF4 gas, resulting in a wiring layer of a desired pattern comprising the Al film 9a and the WSiN film 8a (figure l(e)).
Thereafter, the device is subjected to a heat treatment at about 300 C to make an ohmic contact between the GaAs substrate 1 and the Au-Ge/Ni/Au electrode 4a as well as to anneal the Al wiring layer 9a.
A description is given of the function of the WSiN film 6a interposed between the Au-Ge/Ni/Au electrode 4a and the Al wiring layer 9a. As described above, Au and Al easily react on each other, i.e., solid phase diffusion easily occurs between Au and Al. If heat is applied to the junction between Au and Al, an intermetallic compound, such as AuA12, is produced, increasing the contact resistance and reducing the mechanical strength at the junction.In the first embodiment of the present invention, however, since the WSiN film 6a interposed between the electrode 4a and the wiring layer 9a maintains its amorphous characteristic and is not crystallized even if it is subjected to a high temperature treatment over 300it, no solid phase diffusion occurs between the Au-Ge/Ni/Au electrode 4a and the Al wiring layer 9a during the heat treatment, and the undesirable reaction between Au in the electrode 4a and Al in the wiring layer 9a is prevented. Therefore, no intermetallic compound is formed between the Au-Ge/Ni/Au electrode 4a and the Al wiring layer 9a, whereby the increase in the contact resistance and the reduction in the mechanical strength are avoided.In addition, since the Al wiring layer patterned in the RIE process is employed without reducing performance and reliability of the device, the size of the compound semiconductor device is reduced.
Figures 2(a)-2(e) are sectional views illustrating process steps in a method for connecting an electrode and a wiring layer in accordance with a second embodiment of the present invention. In the figures, the same reference numerals as in figures l(a)-l(e) designate the same or corresponding parts. Reference numeral 2a designates a contact hole.
Initially, as illustrated in figure 2(a), an insulating film 2 is formed on the GaAs substrate 1, and a resist pattern 3 is formed on the insulating film 2 using conventional photolithographic technique. Using the resist pattern as a mask, the insulating film 2 is dry etched to form a contact hole 2a.
In the step of figure 2(b), Au-Ge alloy, Ni, and Au are successively deposited over the entire surface of the GaAs substrate 1 using a vacuum evaporation process, forming a metal film 4 of Au-Ge/Ni/Au. Then, the resist pattern 3 and overlying portions of the metal film 4 are removed by a lift-off technique, leaving an electrode 4a on the GaAs substrate 1 in the contact hole 2a (figure 2(c)). The area of the electrode 4a is approximately equal to the base area of the contact hole 2a.
In the step of figure 2(d), a WSiN film 8 is deposited on the surface of the insulating film 2, on the surface of the Au-Ge/Ni/Au electrode 4a, and on the internal side surface of the contact hole 2a by reactive sputtering and, subsequently, an Al film 9 for wiring is deposited on the WSiN film 8 by sputtering. Since the WSiN film 8 formed in the reactive sputtering process offers good coverage, the surface of the electrode 4a in the contact hole 2a and the internal side surface of the contact hole 2a are uniformly covered with the WSiN film 8. In addition, the Al film 9 is formed on the WSiN film 8 with high stability.
Thereafter, a prescribed resist pattern (not shown) is formed on the Al film 9 using a conventional photolithographic technique. Using the resist pattern as a mask, unnecessary portions of the A1 film 9 are removed by RIE using C1 gas and unnecessary portions of the WSiN film 8 are removed by RIE using CF4 gas, resulting in a wiring layer of a desired pattern comprising the Al film 9a and the WSiN film 8a (figure 2(e)).
Thereafter, the whole device is subjected to a heat treatment at about 300-C to make an ohmic contact between the GaAs substrate 1 and the Au-Ge/Ni/Au electrode 4a as well as to anneal the patterned Al wiring layer 9a.
In the above-described method of producing a compound semiconductor device, since the Al wiring layer 9a is formed on the Au-Ge/Ni/Au electrode 4a via the WSiN film 6a, no intermetallic compound, such as AuA12, is formed between the Au-Ge/Ni/Au electrode 4a and the Al wiring layer 9a during the thermal treatment after the formation of the wiring layer on the electrode, whereby the increase in the contact resistance between the electrode and the wiring layer and the reduction in the mechanical strength are avoided. In addition, since the Al wiring layer patterned in the RIE process is employed without reducing performance and reliability of the device, the size of the compound semiconductor device is reduced.Further, since the electrode 4a is formed after the formation of the contact hole 2a in the insulating film 2 and then the WSiN film 8 and the Al wiring layer 9a are formed, one photolithographic step is dispensed with compared to the above-described first embodiment, whereby the production is simplified. In addition, since the area of the electrode 4a is approximately equal to the base area of the contact hole 2a, the size of the device is further reduced.
Figures 3(a)-3(c) are sectional views illustrating process steps for forming a contact hole in a method for manufacturing a compound semiconductor device in accordance with a third embodiment of the present invention. In the figures, the same reference numerals as in figures 2(a)-2(e) designate the same or corresponding parts. Reference numeral 2b designates a contact hole.
In this third embodiment, after forming the resist pattern 3 on the insulating film 2 (figure 3(a)), an upper portion of the insulating film 2 is isotropically etched away using the resist pattern 3 as a mask (figure 3(b)) and then the insulating film 2 is anisotropically etched using a dry etching process to expose the surface of the GaAs substrate 1, whereby a contact hole 2b is produced as shown in figure 3(c). The process steps after the formation of the contact hole 2b are identical to those already described with respect to figures 2(b)-2(e).
According to the third embodiment of the present invention, the same effects as described in the second embodiment are attained. In addition, even if the aspect ratio of the contact hole 2b is increased by reducing the aperture diameter of the contact hole 2b or by increasing the thickness of the insulating film 2, since the inclined plane 2b' falling to the center of the contact hole 2b is present at the upper part of the contact hole 2b, the WSiN film 8 and the Al film 9 are deposited in the contact hole 2b with high stability, improving the reliability of the device.
Figures 4(a)-4(c) are sectional views illustrating process steps for connecting an electrode and a wiring layer in accordance with a fourth embodiment of the present invention. In the figures, the same reference numerals as in figures 2(a)-2(e) designate the same or corresponding parts. Reference numeral 5 designates an insulating film and reference numeral 5a designates a side wall.
After the electrode 4a is formed on the GaAs substrate 1 in the contact hole 2a according to the same process steps as already described with respect to figures 2(a)-2(c) (figure 4(a)), an insulating film 5 is deposited over the entire surface of the substrate 1 to fill the contact hole 2a with the insulating film 5 (figure 4(b)). Then, a portion of the insulating film 5 is removed in a dry etching process to expose a region of the electrode 4a (figure 4(c)). Thereafter, the WSiN film 8a and the Al film 9a are formed according to the same process steps as already described with respect to figures 2(d) and 2(e).
According to the fourth embodiment of the present invention, the same effects as described in the second embodiment are achieved. In addition, even if the aspect ratio of the contact hole 2a is increased by reducing the aperture diameter of the contact hole 2a or by increasing the thickness of the insulating film 2, since the side wall 5a having an inclined plane falling to the center of the contact hole 2a is present on the internal side surface of the contact hole 2a, the WSiN film 8 and the Al film 9 are deposited in the contact hole 2b with high stability, improving the reliability of the device.
Figures 5(a)-5(f) are sectional views illustrating process steps for connecting an electrode and a metal wire in a method of manufacturing a compound semiconductor device in accordance with a fifth embodiment of the present invention. In the figures, reference numeral 11 designates an Si substrate. An Al film 12 is disposed on the Si substrate 11. A WSiN film 13 is disposed on the Al film 12.
An electrode pattern 17 comprises the Al film 12 and the WSiN film 13. Reference numeral 14 designates a resist pattern having an aperture 14a. Reference numeral 15 designates an Au film and numeral 15a designates an Au film pattern. An Au wire 16 is disposed on the Au film patter 15a.
A description is given of the production process.
Initially, as illustrated in figure 5(a), an Al film 12 is formed on the Si substrate 11 by sputtering and then a WSiN film 13 is formed on the Al film 12 by reactive sputtering. Thereafter, a resist pattern (not shown) is formed on the surface using conventional photolithographic technique. Using the resist pattern as a mask, unnecessary portions of the WSiN film 13 and the Al film 12 are removed by RIE (figure 5(b)). Preferably, the WSiN film 13 is etched with CF4 gas and the Al film 12 is etched with C1 gas. Then, the resist pattern is removed to form an electrode pattern 17.
In the step of figure 5(c), a resist film is deposited on the entire surface, and an aperture 14a is formed opposite a prescribed region of the electrode pattern 17 by conventional photolithographic technique.
In the step of figure 5(d), an Au film 15 is deposited over the entire surface of the Si substrate 11 using a vacuum evaporation process, and the resist pattern 14 and overlying portions of the Au film 15 are removed by a liftoff technique, leaving an Au film pattern 15a on the prescribed region of the electrode pattern 17.
In the step of figure 5(f), an Au wire 16 is connected to the surface of the Au film pattern 15 using a nail head bonding process. The Au wire 16 and the Au film pattern 15a are connected to each other with high thermal and mechanical stability. In addition, the WSiN film 13 maintains its amorphous characteristic and is not crystallized even if it is subjected to a high temperature treatment over 300it and, therefore, the solid phase diffusion between the Au film pattern lSa and the Al film 12 does not occur during the wire bonding process, and the undesirable reaction between Au in the Au film pattern l5a and Al in the Al film 12 is prevented. Therefore, no intermetallic compound, such as AuA12, is formed between the Al film 12 and the Au film pattern l5a, so that the contact resistance between the electrode and the wire is not increased and the mechanical strength is not reduced.
While in the above-described fifth embodiment the Au film pattern l5a is formed after the formation of the electrode pattern 17, the Au film 15 may be deposited on the WSiN film 13 in the step of figure 5(a) and, thereafter, the electrode pattern 17 may be formed.
While in the above-described first to fifth embodiments the WSiN film is employed as a film interposed between the Al film and the Au film (Au wire), the film may comprise other materials so long as it does not react on the Al film nor on the Au film (Au wire) and it maintains the amorphous characteristic and is not crystallized at a high temperature over 3O00C.
In addition, while in the above-described first to fifth embodiments the ohmic electrode is formed on the semiconductor substrate, the present invention may be applied to a semiconductor device in which an electrode makes an electrical contact other than the ohmic contact with a semiconductor substrate.
As is evident from the foregoing description, according to the present invention, an electrode and a wiring layer comprising different metals that form an intermetallic compound at the junction therebetween when heat is applied are connected via a barrier metal layer which does not make solid phase diffusion with the metals of the electrode and the wiring layer even if heat is applied. Therefore, the electrode and the wiring layer are connected without increasing the contact resistance or reducing the mechanical strength. As a result, the degree of freedom in selecting the materials of the electrode and the wiring layer is increased.
Furthermore, according to the present invention, a metal electrode is covered with a barrier metal layer which does not make solid phase diffusion with the metal electrode nor with a wire comprising a metal different from the metal of the electrode even if heat is applied. A metal layer comprising the same metal as the wire is formed on the barrier metal layer, and the wire is bonded on the metal layer. Therefore, the electrode and the wire are connected without increasing the contact resistance or reducing the mechanical strength. As a result, the degree of freedom in selecting materials of the electrode and the wire is increased.

Claims (6)

1. A semiconductor device (Fig. 5(f)) comprising: a semiconductor substrate having a surface; an electrode disposed on a part of the surface of the semiconductor substrate; a barrier metal layer disposed on said electrode, comprising a metal that does not make solid phase diffusion with said electrode nor with a metal wire that is to be electrically connected to said electrode even if heat is applied; a metal layer disposed on a part of the barrier metal layer, comprising the same metal as said metal wire; and said metal wire being connected to said metal layer.
2. The semiconductor device of claim 1 wherein the semiconductor substrate comprises Si, the electrode is an ohmic electrode comprising Al or Al base alloy, the barrier metal layer comprises WSiN, and the metal wire comprises Au.
3. A method for manufacturing a semiconductor device (Fig. 5(a)-5(f)) comprising: forming an electrode pattern on a front surface of a semiconductor substrate, said electrode pattern comprising an electrode in electrical contact with the surface of the semiconductor substrate, a barrier metal layer which does not make solid phase diffusion with the electrode nor with a metal wire that is to be electrically connected to the electrode even if heat is applied, and a metal layer comprising the same metal as the metal wire; and bonding said metal wire on the metal layer.
4. The method of claim 3 wherein the semiconductor substrate comprises Si, said electrode is an ohmic electrode comprising Al or Al base alloy, said barrier metal layer comprises WSiN, and said metal wire comprises Au.
5. A semiconductor device substantially as herein described with reference to any of Figures 1 to 5 of the accompanying drawings.
6. A method of making a semiconductor device substantially as described with reference to any of Figures 1 to 5 of the accompanying drawings.
GB9702460A 1993-06-25 1993-11-11 Electrode connections for semiconductor devices Expired - Fee Related GB2307103B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP5154642A JPH0730095A (en) 1993-06-25 1993-06-25 Semiconductor device and manufacture thereof
GB9323286A GB2279498B (en) 1993-06-25 1993-11-11 Electrode connections for semiconductor devices

Publications (3)

Publication Number Publication Date
GB9702460D0 GB9702460D0 (en) 1997-03-26
GB2307103A true GB2307103A (en) 1997-05-14
GB2307103B GB2307103B (en) 1997-09-17

Family

ID=26303846

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9702460A Expired - Fee Related GB2307103B (en) 1993-06-25 1993-11-11 Electrode connections for semiconductor devices

Country Status (1)

Country Link
GB (1) GB2307103B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002078080A1 (en) * 2001-03-23 2002-10-03 Koninklijke Philips Electronics N.V. Chip module with bond-wire connections with small loop height
EP1353377A2 (en) * 2002-04-12 2003-10-15 NEC Compound Semiconductor Devices, Ltd. Semiconductor device having pad electrode connected to wire

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0339871A2 (en) * 1988-04-29 1989-11-02 Advanced Micro Devices, Inc. Corrosion tolerant bonding pad and method of fabricating same
US5164566A (en) * 1990-06-12 1992-11-17 Microelectronics And Computer Technology Corp. Method and apparatus for fluxless solder reflow

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0339871A2 (en) * 1988-04-29 1989-11-02 Advanced Micro Devices, Inc. Corrosion tolerant bonding pad and method of fabricating same
US5164566A (en) * 1990-06-12 1992-11-17 Microelectronics And Computer Technology Corp. Method and apparatus for fluxless solder reflow

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002078080A1 (en) * 2001-03-23 2002-10-03 Koninklijke Philips Electronics N.V. Chip module with bond-wire connections with small loop height
EP1353377A2 (en) * 2002-04-12 2003-10-15 NEC Compound Semiconductor Devices, Ltd. Semiconductor device having pad electrode connected to wire
EP1353377A3 (en) * 2002-04-12 2005-07-20 NEC Compound Semiconductor Devices, Ltd. Semiconductor device having pad electrode connected to wire

Also Published As

Publication number Publication date
GB2307103B (en) 1997-09-17
GB9702460D0 (en) 1997-03-26

Similar Documents

Publication Publication Date Title
US6268619B1 (en) Semiconductor device with high aspect ratio via hole including solder repelling coating
US6882030B2 (en) Integrated circuit structures with a conductor formed in a through hole in a semiconductor substrate and protruding from a surface of the substrate
US5037782A (en) Method of making a semiconductor device including via holes
US6222279B1 (en) Solder bump fabrication methods and structures including a titanium barrier layer
US4822753A (en) Method for making a w/tin contact
US4440804A (en) Lift-off process for fabricating self-aligned contacts
US5770513A (en) Method for producing semiconductor device with heat dissipation structure
US5244833A (en) Method for manufacturing an integrated circuit chip bump electrode using a polymer layer and a photoresist layer
US5869357A (en) Metallization and wire bonding process for manufacturing power semiconductor devices
CA1201537A (en) Semiconductor structures and manufacturing methods
US5422307A (en) Method of making an ohmic electrode using a TiW layer and an Au layer
JP3350152B2 (en) Semiconductor device and method of manufacturing the same
EP0724296A2 (en) Field effect transistor having comb-shaped electrode assemblies
US5498572A (en) Method of manufacturing semiconductor device
US5554888A (en) Semiconductor device wiring structure
GB2307103A (en) Electrode connections for semiconductor devices
US5144413A (en) Semiconductor structures and manufacturing methods
US5306665A (en) Manufacturing a wiring for a semiconductor device by a forwardly tapered stack of two conductor films
US6657301B2 (en) Contact structure, method of forming the same, semiconductor device, and method of manufacturing the same
US5451819A (en) Semiconductor device having conductive plug projecting from contact hole and connected at side surface thereof to wiring layer
JP3067135B2 (en) Method for manufacturing semiconductor device
US4693783A (en) Method of producing interconnections in a semiconductor integrated circuit structure
JP3702480B2 (en) Method for forming electrode pad
JP2803188B2 (en) Semiconductor device manufacturing method and semiconductor device
CA1213679A (en) Semiconductor structures and manufacturing methods

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee

Effective date: 19991111