GB2285338A - Method for fabricating capacitor - Google Patents
Method for fabricating capacitor Download PDFInfo
- Publication number
- GB2285338A GB2285338A GB9426360A GB9426360A GB2285338A GB 2285338 A GB2285338 A GB 2285338A GB 9426360 A GB9426360 A GB 9426360A GB 9426360 A GB9426360 A GB 9426360A GB 2285338 A GB2285338 A GB 2285338A
- Authority
- GB
- United Kingdom
- Prior art keywords
- silicon layer
- doped
- undoped
- forming
- undoped silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 24
- 239000003990 capacitor Substances 0.000 title claims abstract description 12
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 51
- 239000010703 silicon Substances 0.000 claims abstract description 51
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 50
- 239000004065 semiconductor Substances 0.000 claims abstract description 13
- 238000003860 storage Methods 0.000 claims abstract description 13
- 239000012535 impurity Substances 0.000 claims abstract description 12
- 150000002500 ions Chemical class 0.000 claims abstract description 11
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 9
- 238000000137 annealing Methods 0.000 claims abstract description 7
- 238000005530 etching Methods 0.000 claims abstract description 3
- 230000010354 integration Effects 0.000 abstract description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 5
- 229920005591 polysilicon Polymers 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000006731 degradation reaction Methods 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 239000012298 atmosphere Substances 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 230000015654 memory Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/318—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor the storage electrode having multiple segments
Landscapes
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
A method for fabricating a capacitor of a semiconductor device, capable of achieving an increase in effective surface area of a storage electrode in a limited area and thereby fabricating a semiconductor device having a very high integration degree. The method includes the steps of repeatedly forming a silicon layer doped with impurity ions and an undoped silicon layer at least once on a predetermined area where a storage electrode is to be formed, selectively etching the undoped and doped silicon layers, thereby forming a contact hole, forming an upper undoped silicon layer over the entire exposed surface of the resulting structure obtained after the formation of the contact hole, annealing the resulting structure obtained after the formation of the upper undoped silicon layer, and removing the doped silicon layer by use of an etch selectivity difference between the doped silicon layer and each of the undoped silicon layer. <IMAGE>
Description
METHOD FOR FABRICATING CAPACITOR
The present invention relates to a method for fabricating a capacitor of a semiconductor device.
Recent high integration trend of semiconductor devices such as dynamic random access memories (DRAMs) involves inevitably an abrupt reduction in cell dimension. However, such a reduction in cell dimension results in a difficulty to form capacitors having a sufficient capacitance per cell to enable an operation of a semiconductor device.
In order to obtain the capacitance of a certain level or greater, it is very important to development sophisticated techniques and achieve the reliability of semiconductor devices.
For meeting such a demand, there have been proposed various three dimensional storage electrode structures. Among the known storage electrode structures, the pin structure has been widely used because its fabrication is relatively simple.
However, this pin structure involves an increase in the number of pins for obtaining a sufficient capacitance in spite of a reduced cell area. For such an increase in the number of pins, a chemical vapor deposition (CVD) oxide film and a conduction film should be repeatedly formed in an alternating manner to form a multilayer structure. As a result, the pin structure involves an increase in cost caused by an increase in the number of process steps and a degradation in yield caused by particles and defects generated at an increased rate due to frequent CVD process steps.
A feature of an arrangement to be described is that it provides a method for fabricating a capacitor, capable of achieving an increase in effective surface area of a storage electrode in a limited area and thereby fabricating a semiconductor device having a very high integration degree.
In a particular arrangement to be described by way of example a method for fabricating a capacitor of a semiconductor device, comprises the steps of: repeatedly forming a silicon layer doped with impurity ions and an undoped silicon layer at least one time on a predetermined area where a storage electrode to be formed; selectively etching the undoped and doped silicon layers, thereby forming a contact hole; forming an upper undoped silicon layer over the entire exposed surface of the resulting structure obtained after the formation of the contact hole; annealing the resulting structure obtained after the formation of the upper undoped silicon layer; and removing the doped silicon layer by use of an etch selectivity difference between the doped silicon layer and each of the undoped silicon layer.
A particular embodiment of the invention will now be described, by way of example, with reference to the accompanying drawings in which:
Figs. 1A to 1D are sectional views respectively illustrating steps in a method for fabricating a capacitor of a semiconductor device.
The method to be described is a technique for fabricating a storage electrode having a pin structure by forming a multi layer structure obtained by repeatedly alternating a doped polysilicon layer and an undoped polysilicon layer in a process chamber while controlling the injection amount of an impurity source gas, annealing the multilayer structure under a predetermined condition capable of sufficiently activating the impurity doped in the multilayer structure, for example, at a temperature of 6500C for 60 minutes in the case that the multilayer structure is doped with PH3, and selectively removing the doped layers of the multilayer structure by use of a wet etchant for a polysilicon layer etch
In FIGS. 1A to lD, there are illustrated steps of the fabrication of the storage electrode in accordance with the embodiment of the present invention, respectively In accordance with the embodiment of the present invention, first, silicon layers 1, 11 and 111 doped with impurity ions and silicon layers 2 and 22 doped with no impurity ions are formed in an alternating manner over an insulating layer 4 formed on a silicon substrate 3 at a region where a storage electrode is to be formed, as shown in FIG. 1A. This formation of silicon layers is carried out in a single process tube. The number of alternating doped silicon layers and undoped silicon layers and the thickness of each layer can be appropriately adjusted. The illustrated case has a multilayer structure obtained by repeating the formation of alternating doped and undoped silicon layers three times.
In order to form a contact for an electrical connection between elements, the doped silicon layers 111, 11 and 1, the undoped silicon layers 22 and 2 and the insulating film 4 are then subjected to an etch using a lithography process, thereby forming a contact hole, as shown in FIG. 1B.
Over the entire exposed surface of the resulting structure, an undoped silicon layer 222 is then deposited, as shown in FIG. 1C. Using a mask for an electrode formation, the doped and undoped silicon layers on the insulating film 4 are etched, as shown in FIG. 1C.
Finally, the resulting structure is subjected to an annealing at a temperature of 650'C for an hour in an N2 atmosphere. The gas atmosphere and the temperature used at this time are appropriately determined depending on the use purpose. At this step, the impurity ions of the doped silicon layers 1, 11 and 11 are sufficiently activated without being diffused in the undoped silicon layers. For selecting an annealing condition satisfying such a requirement, a carefulness is needed. As the doped silicon layers are sufficiently activated, the etch selectivity of the doped silicon layers to the undoped silicon layers is increased.
Upon subjecting the multilayer structure to an etch for polysilicon layer, accordingly, only the doped-silicon layers can be selectively removed. The result obtained after completion of this etch step is shown in FIG. 1D. As shown in
FIG. 1D, a storage electrode 10 having a pin-shaped structure is obtained. In order to obtain an improved electrical characteristic of the storage electrode, impurity ions may be doped in the undoped silicon layers. The doping of impurity ions may be achieved by carrying out flowing of POC13 at a high temperature to dope phosphorous (P) ions in the undoped silicon layers or by annealing the multilayer structure at a temperature of not less than 600-C such that the impurity ions from the doped silicon layers are diffused in the undoped silicon layers.
As apparent from the above description, the present invention provides a method for fabricating a capacitor, capable of forming a storage electrode having a desired number of pins only by forming simple silicon layers without forming a multilayer structure of insulating layers and polysilicon layers. Accordingly, it is possible to achieve a simplified fabrication and a reduction in cost.
Since the multilayer of doped and undoped silicon layers is formed in a single chamber, it is also possible to eliminate factors causing a degradation in yield due to generation of particles and defects at an increased rate and thereby greatly improve the yield. Moreover, a large capacitance can be obtained in a small cell area.
Accordingly, the operation characteristic of a semiconductor device finally obtained can be greatly improved.
Although the preferred embodiments of the invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope of the invention as defined in the accompanying claims.
Claims (6)
1. A method for fabricating a capacitor of a semiconductor device, comprising the steps of:
repeatedly forming a silicon layer doped with impurity ions and an undoped silicon layer at least one time on a predetermined area where a storage electrode to be formed;
selectively etching the undoped and doped silicon layers, thereby forming a contact hole;
forming an upper undoped silicon layer over the entire exposed surface of the resulting structure obtained after the formation of the contact hole;
annealing the resulting structure obtained after the formation of the upper undoped silicon layer; and
removing the doped silicon layer by use of an etch selectivity difference between the doped silicon layer and each of the undoped silicon layer.
2. A method in accordance with claim 1, wherein the step of repeatedly forming the doped and undoped silicon layers is carried out at a temperature of 400 to 600" in a single process tube.
3. A method in accordance with claim 1, wherein the step of removing the doped silicon layer is carried out using a wet etchant.
4. A method in accordance-with any one of claims 1 to 3, further comprising the step of doping impurity ions in the undoped silicon layers after the removal of the doped silicon layer.
5. A method for fabricating a capacitor of a semiconductor device, substantially as described herein with reference to the accompanying drawings.
6. A capacitor of a semiconductor device when made by a method as claimed in any one of the preceding claims.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930030853A KR0120547B1 (en) | 1993-12-29 | 1993-12-29 | Fabricating method of capacitor |
Publications (3)
Publication Number | Publication Date |
---|---|
GB9426360D0 GB9426360D0 (en) | 1995-03-01 |
GB2285338A true GB2285338A (en) | 1995-07-05 |
GB2285338B GB2285338B (en) | 1997-08-27 |
Family
ID=19373820
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB9426360A Expired - Fee Related GB2285338B (en) | 1993-12-29 | 1994-12-29 | Method for fabricating capacitor |
Country Status (2)
Country | Link |
---|---|
KR (1) | KR0120547B1 (en) |
GB (1) | GB2285338B (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0756326A1 (en) * | 1995-07-24 | 1997-01-29 | Siemens Aktiengesellschaft | Capacitor for semiconductor device and method for producing the same |
DE19546999C1 (en) * | 1995-12-15 | 1997-04-30 | Siemens Ag | Capacitor mfg system for semiconductor device |
DE19707977C1 (en) * | 1997-02-27 | 1998-06-10 | Siemens Ag | Capacitor production especially for DRAM cell array |
EP0862207A1 (en) * | 1997-02-27 | 1998-09-02 | Siemens Aktiengesellschaft | Method of forming a DRAM trench capacitor |
GB2298313B (en) * | 1995-02-27 | 1999-03-31 | Hyundai Electronics Ind | Method of forming capacitors for a semiconductor device |
DE19821776C1 (en) * | 1998-05-14 | 1999-09-30 | Siemens Ag | Capacitor production in an IC, especially for stacked capacitor production in a DRAM circuit |
US6204119B1 (en) * | 1998-05-14 | 2001-03-20 | Siemens Aktiengesellschaft | Manufacturing method for a capacitor in an integrated memory circuit |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100442779B1 (en) * | 2001-12-20 | 2004-08-04 | 동부전자 주식회사 | Method for manufacturing dram device |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0507683A1 (en) * | 1991-04-01 | 1992-10-07 | Fujitsu Limited | Stacked capacitor and method for making same |
US5223729A (en) * | 1990-09-26 | 1993-06-29 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and a method of producing the same |
-
1993
- 1993-12-29 KR KR1019930030853A patent/KR0120547B1/en not_active IP Right Cessation
-
1994
- 1994-12-29 GB GB9426360A patent/GB2285338B/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5223729A (en) * | 1990-09-26 | 1993-06-29 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and a method of producing the same |
EP0507683A1 (en) * | 1991-04-01 | 1992-10-07 | Fujitsu Limited | Stacked capacitor and method for making same |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2298313B (en) * | 1995-02-27 | 1999-03-31 | Hyundai Electronics Ind | Method of forming capacitors for a semiconductor device |
DE19607351C2 (en) * | 1995-02-27 | 2001-04-26 | Hyundai Electronics Ind | Method of manufacturing capacitors of a semiconductor device |
DE19527023C1 (en) * | 1995-07-24 | 1997-02-27 | Siemens Ag | Method of manufacturing a capacitor in a semiconductor device |
EP0756326A1 (en) * | 1995-07-24 | 1997-01-29 | Siemens Aktiengesellschaft | Capacitor for semiconductor device and method for producing the same |
US5989972A (en) * | 1995-07-24 | 1999-11-23 | Siemens Aktiengesellschaft | Capacitor in a semiconductor configuration and process for its production |
DE19546999C1 (en) * | 1995-12-15 | 1997-04-30 | Siemens Ag | Capacitor mfg system for semiconductor device |
DE19707977C1 (en) * | 1997-02-27 | 1998-06-10 | Siemens Ag | Capacitor production especially for DRAM cell array |
EP0862207A1 (en) * | 1997-02-27 | 1998-09-02 | Siemens Aktiengesellschaft | Method of forming a DRAM trench capacitor |
US6022786A (en) * | 1997-02-27 | 2000-02-08 | Siemens Aktiengesellschaft | Method for manufacturing a capacitor for a semiconductor arrangement |
EP0862204A1 (en) * | 1997-02-27 | 1998-09-02 | Siemens Aktiengesellschaft | Method for fabricating a capacitor for a semiconductor structure |
DE19821776C1 (en) * | 1998-05-14 | 1999-09-30 | Siemens Ag | Capacitor production in an IC, especially for stacked capacitor production in a DRAM circuit |
US6127220A (en) * | 1998-05-14 | 2000-10-03 | Siemens Aktiengesellschaft | Manufacturing method for a capacitor in an integrated storage circuit |
US6204119B1 (en) * | 1998-05-14 | 2001-03-20 | Siemens Aktiengesellschaft | Manufacturing method for a capacitor in an integrated memory circuit |
Also Published As
Publication number | Publication date |
---|---|
GB9426360D0 (en) | 1995-03-01 |
GB2285338B (en) | 1997-08-27 |
KR0120547B1 (en) | 1997-10-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100441069B1 (en) | How to manufacture hemispherical grain (HSG) polysilicon and optional polysilicon. | |
US5407534A (en) | Method to prepare hemi-spherical grain (HSG) silicon using a fluorine based gas mixture and high vacuum anneal | |
US7179706B2 (en) | Permeable capacitor electrode | |
US5639689A (en) | Method for fabricating storage electrode of semiconductor device | |
KR960005245B1 (en) | Method for manufacturing a capacitor having a rough electrode surface | |
US5273925A (en) | Method of fabricating semiconductor memory device having a cylindrical capacitor electrode | |
KR0180779B1 (en) | Method for manufacturing semiconductor capacitor | |
US5656529A (en) | Method for manufacturing highly-integrated capacitor | |
US7214979B2 (en) | Selectively deposited silicon oxide layers on a silicon substrate | |
JPH08222712A (en) | Capacitor and manufacture thereof | |
GB2285338A (en) | Method for fabricating capacitor | |
KR0175174B1 (en) | Manufacture of semiconductor device | |
US5346846A (en) | Method of manufacturing a highly integrated semiconductor device | |
US5960295A (en) | Method for fabricating a storage plate of a semiconductor capacitor | |
JP2917894B2 (en) | Method for manufacturing semiconductor device | |
KR940009632B1 (en) | Manufacturing method of charge storage electrode with enlarged surface | |
US6080633A (en) | Method for manufacturing capacitor's lower electrode | |
KR0136916B1 (en) | Manufacturing method of semiconductor device | |
KR100187655B1 (en) | Capacitor fabrication method of semiconductor device | |
US6686234B1 (en) | Semiconductor device and method for fabricating the same | |
KR970011750B1 (en) | A method for fabricating dram cell- capacitors having hemispherical grained poly silicon | |
KR100292693B1 (en) | Capacitor and Manufacturing Method | |
KR100465635B1 (en) | The method for forming capacitor in semiconductor device | |
KR100282644B1 (en) | How to Form Plate Electrodes for Trench Capacitors | |
KR100222671B1 (en) | Storage electrode fabricating method of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 20071229 |