GB2274200A - A High density interconnect structure including a spacer structure and a gap - Google Patents

A High density interconnect structure including a spacer structure and a gap Download PDF

Info

Publication number
GB2274200A
GB2274200A GB9125671A GB9125671A GB2274200A GB 2274200 A GB2274200 A GB 2274200A GB 9125671 A GB9125671 A GB 9125671A GB 9125671 A GB9125671 A GB 9125671A GB 2274200 A GB2274200 A GB 2274200A
Authority
GB
United Kingdom
Prior art keywords
layer
structure
dielectric material
spacer structure
disposed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB9125671A
Other versions
GB9125671D0 (en
GB2274200B (en
Inventor
Herbert Stanley Cole
James Wilson Rose
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
General Electric Co
Original Assignee
General Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to DE4135654A priority Critical patent/DE4135654A1/en
Application filed by General Electric Co filed Critical General Electric Co
Priority to SG1996001126A priority patent/SG44503A1/en
Priority to GB9125671A priority patent/GB2274200B/en
Priority to FR9115006A priority patent/FR2701336B1/en
Publication of GB9125671D0 publication Critical patent/GB9125671D0/en
Publication of GB2274200A publication Critical patent/GB2274200A/en
Application granted granted Critical
Publication of GB2274200B publication Critical patent/GB2274200B/en
Anticipated expiration legal-status Critical
Application status is Expired - Fee Related legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/66High-frequency adaptations
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64Impedance arrangements
    • H01L2223/66High-frequency adaptations
    • H01L2223/6644Packaging aspects of high-frequency amplifiers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/2401Structure
    • H01L2224/2402Laminated, e.g. MCM-L type
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241Disposition
    • H01L2224/24151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241Disposition
    • H01L2224/24151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73267Layer and HDI connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01058Cerium [Ce]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/10329Gallium arsenide [GaAs]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • H01L2924/141Analog devices
    • H01L2924/1423Monolithic Microwave Integrated Circuit [MMIC]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/15165Monolayer substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Abstract

A high frequency electronic component 16 which is interconnected with other components through a high density interconnect structure sees only an air dielectric constant in the high density interconnect structure because a spacer structure 24 disposed on the electronic component spaces the dielectric 26 of the high density interconnect structure from the surface of the electronic component by a sufficient distance that the higher dielectric constant of the polymer dielectric layers of the high density interconnect structure only minimally affects the operating characteristics of the electronic components. The application is to Monolithic Microwave integrated circuits. The spacer structure is polymerised polyamic acid. More than one interconnect layer may be provided. <IMAGE>

Description

A HIGH DENSITY INTERCONNECT STRUCTURE INCLUDING A SPACER STRUCTURE AND A GAP The present invention relates to the field or high density interconnected circuits, and more particularly, to high frequency high density interconnected circuits.

Microwave systems are often composed of monolithic microwave integrated circuits (MMTCslz other active microwave devices such as gallium arsenide (GaAs) transistors, passive microwave components and other nonmicrowave components such as logic and control structures.

A monolithic microwave integrated circuit or MMIC is an integrated circuit which is designed to operate at microwave frequencies. MMICs are normally fabricated in GaAs because of the much higher potential operating frequency which GaAs provides as compared to silicon. A typical MMIC may include one or more amplifiers, some passive components and one or more feedback loops which provide feedback from the output of an amplifier or circuit back to its input to establish a desired transfer function for that circuit.

It is known in the art to fabricate microwave systems from a variety of such components by providing a ceramic substrate having microstrip RF circuitry, DC supply lines (conductors) logic lines, control lines and contact pads fabricated thereon and by attaching devices and components such as MIMICS, GaAs transistors, other microwave and supporting components to the substrate and connecting them to the circuitry on the substrate using wire bonds or tab interconnections.

Such fabrication techniques have a number of disadvantages which are discussed more fully in the related application GB No. 91,070,029.2 (filed April 4, 1991), entitled "A High Density Interconnect Structure Including a Chamber".

A high density interconnect (HDI) structure or system which has been developed by General Electric Company offers many advantages in the compact assembly of digital and other electronic systems. For example, an electronic system such as a microcomputer which incorporates between 30 and 50 chips can be fully assembled and interconnected on a single substrate which is 2 inches long by 2 inches wide by .050 inch thick.

The maximum operating frequency of such systems is normally, at present, less than about 50 MEz. Even more important than the compactness of this high density interconnect structure is the fact that it can be disassembled for repair or replacement of a faulty component and then reassembled without significant risk to the good components incorporated within the system. This reworkability or repairability is a substantial advance over prior connection systems in which reworking the system to replace damaged components was either impossible or involved substantial risk to the good components.

Briefly, in this high density interconnect structure,a ceramic substrate such as alumina which may be 100 mils thick and of appropriate size and strength for the overall system, is provided. This size is typically less than 2 inches square, but may be made larger or smaller.

Once the position of the various chips has been specIfIed, individual cavities or one large cavity having appropriate depth at the intended locations of differing chips, is prepared. This may be done by starting with a bare substrate having a uniform thickness and the desired size.

Conventional, ultrasonic or laser milling may be used to =0.

the cavities in which the various chips and other components will be positioned. For many systems where it is desired to place chips nearly edge-to-edge, a single large cavity s satisfactory. That large cavity may typically have a depth where the semiconductor chips have a substantially uniform thickness. Where a particularly thick or a particularly thin component will be placed, the cavity bo ttort may be made respectively deeper or shallower to place the upper surface of the corresponding component in substantially the same plane as the upper surface of the rest of the components and the portion of the substrate which surrounds the cavity.The bottom of the cavity is then provided wit a thermoplastic adhesive layer which may preferably be polyetherimide resin available under the trade name ULTEMQ 6000 from the General Electric Company. The various components are then placed in their desired locations within the cavity, the entire structure is heated to about 30000 which is above the softening point of the ULTEMQ polyetherimide (which is in the vicinity of 235 C) and then cooled to thermoplastically bond the individual components to the substrate.Thereafter, a polyimide film which may be KaptonOKapton@ polyimide, available from E.I. du Pont de Nemours Company, which is =0.0005-0.003 inch (=12.5-75 microns) thick is pretreated to promote adhesion by reactive ion etching (RIE), the substrate and chips are then coated with ULTEMS 1000 polyetherimide resin or another thermoplastic and the Kapton film is laminated across the top of the chips, any other components and the substrate with the ULTEMS resin serving as a thermoplastic adhesive to hold the KaptonX in place. Thereafter, via holes are provided (preferably by laser drilling) in the KaptonO and ULTEMQ layers in alignment with the contact pads on the electronic components to which it Is desired to make contact.A metallization layer which is deposited over the KaptonX layer extends into the via holes and makes electrical contact to the contact pads disposed thereunder. This metallization layer may be patterned to form individual conductors during the process 0 depositing it or may be deposited as a continuous layer and then patterned using photoresist and etching. The photoresist is preferably exposed using a laser to provide an accurately aligned conductor pattern at the end of the process. Alternatively, exposure through a mask may be used.

Additional dielectric and metallization layers are provided as required in order to provide all of the desired electrical connections among the chips. Any misposition of the individual electronic components and their contact pads is compensated for by an adaptive laser lithography system which is the subject of some of the U.S. Patents and Patent Applications which are listed hereinafter.

This high density interconnect structure, methods of fabricating it and tools for fabricating it are disclosed in U.S. Patent 4,783,695, entitled "Multichip Integrated Circuit Packaging Configuration and Method" by C.W.

Eichelberger, et al.; U.S. Patent 4,835,704, entitled "Adaptive Lithography System to Provide High Density Interconnect" by C.W. Eichelberger, et al.; U.S. Patent 4,714,516, entitled "Method to Produce Via Holes in Polymer Dielectrics for Multiple Electronic Circuit Chip Packaging" by C.W. Eichelberger, et al.; U.S. Patent 4,780,177, entitled "Excimer Laser Patterning of a Novel Resist" by R.J.

Wojnarowski et al.; U.S. Patent No. 5,109,946, filed September 27, 198B, entitled "High Density Interconnect With High Volumetric Erficiency" by C.W. Eichelberger, et al., U.K. Patent Application No. 9107029.2 entitled A High Density Interconnect Structure Including a Chambers, by R. J.

Wojnarowski, et al. Each of these Patents and Patent Applications is incorporated herein by reference.

This high density interconnect system has been developed for use in interconnecting semiconductor chips to form digital systems. That is, for the connection of systems whose operating frequencies are typically less than about 50 MKz, which is low enough that transmission line, other wave impedance matching and dielectric loading effects have not needed to be considered.

The interconnection of microwave structures or devices intended to operate at GHz frequencies presents many problems, considerations and challenges not faced in the interconnection of digital systems which operate at frequencies of less than 50 MHz. Use of microwave frequencies requires consideration of wave characteristics transmission line effects, material properties at microwave frequencies, the presence of exposed delicate structures on MMICs and other components and system and component characteristics which do not exist at the lower operating frequencies of such digital systems. These considerations include the question of whether the dielectric materials are suitable for use at microwave frequencies, since materials which are good dielectrics at lower frequencies can be quite lossy or even conductive at microwave frequencies.Further, even if the dielectric is not lossy at microwave frequencies, its dielectric constant itself may be high enough to unacceptably modify the operating characteristics of MMICs, GaAs transistors and other microwave components or structures which might be interconnected using a high density interconnect structure.

Where chips are closely packed for maximum density, this essentially limits the high density interconnect structure to the routing of conductors in the streets and avenues portion of the structure which extends from the contact pads of one chip to the contact pads of the adjacent chip. For systems in which relatively low interconnection density is required, this limitation can be accommodated without serious impact on the system structure or operation. However, where a high density of interconnect conductors is required, such a restriction can make a system unroutable or require excessive numbers of layers of interconnect conductors or can require that the chips to be spaced further apart than would otherwise be necessary, just for the purpose of widening the streets and avenues to accommodate the required quantity of interconnect conductors.

Digital systems which are designed with very small features andfor which are designed to operate at frequencies in the GHz range can be sensitive to the presence of a dielectric layer thereover, even when they are not in the classic sense, microwave circuits in that they do not employ transmission lines and analog techniques. In such very high frequency digital systems, there is a need for a high density of interconnections which is similar to that need in such systems which operate in the 50 MHz and less frequency range. Removing the dielectric layer over the center of the chips severely restricts the available routing area.

Related U.K. Application No. 9107029.2 entitled, "A High Density Interconnect Structure Including a Chamber" places overlay-sensitive chips in deep enough cavities that their upper surfaces are spaced below the upper substrate surface, laminates the initial high density interconnect dielectric layer to the chips and substrate in a manner which causes that dielectric layer to "say" down onto the recessed surfaces of these chips.

Metallization disposed on that first dielectric layer contacts each of the recessed contact pads and extends up the slope of the "sag" onto the planar position of that initial dielectric layer. That initial dielectric layer is then removed from the overlay-sensitive portions of the chips. A second, taut dielectric layer is then laminated across the entire structure. This second dielectric layer is spaced from the overlay-sensitive portion of the recessed chips by the depth to which the tops of those chips are recessed. A normal high density interconnect structure metallization layer is then formed on this second dielectric layer with contact to the recessed contact pads being made via the portions of the initial metallization which are disposed over the top of the substrate.

While this accommodates the need, it is more cumbersome to fabricate than normal high density interconnect structures and is not directly applicable to flexible high density interconnect structures which are to be separated from their fabrication carrier (substrate) after fabrication as taught in related, incorporated by reference U.S. Patent No. 5,019,946, entitled "High Density Interconnect With High Volumetric Efficiency", and U.K. Patent Application No. 9107029.2, entitled "A High Density Interconnect Structure Including a Chamber".

Accordingly, there is a need for a high density interconnect structure which accommodates the overlay sensitivity of many components without sacrificing the routing density of the high density interconnect structure, which is applicable to substrateless high density interconnect structures and whose fabrication is more similar to the standard fabrication process.

Accordingly, a primary object of the present invention is to provide a high density interconnect structure having an air dielectric disposed above overlay sensitive portions of integrated circuits and other components.

Another object of the present invention is to provide a simplified overall structure for such a system.

Another object of the present invention is to provide a simplified process for fabricating a high density interconnect structure with an air dielectric disposed between overlay sensitive portions of electronic components and overlying dielectric material.

Another object of the present invent Ion is to provide a process for providing an air gap in a high density interconnect structure which involves only a single lamination step.

.Summary of the Invention The above and other objects which will become apparent from the specification as a whole, including the drawings, are accomplished in accordance with the present invention by providing a spacer structure on integrated circuits and other components which are overlay sensitive.

The initial dielectric layer of the high density interconnect structure is laminated to this spacer structure, with that dielectric layer being spaced from the surface of the electronic components by substantially the thickness of the spacer structure. Preferably this spacer structure is laterally displaced from overlay sensitive portions of the electronic component(s). Contact pads which are connected to conductors of the high density interconnect structure are referred to as connected contact pads. Each of the connected contact pads preferably has the spacer structure disposed thereon in order that interconnection vias may be formed in an overlying dielectric layer in alignment with the contact pads, with the vias extending into electrical contact with the contact pads and having solid, uninterrupted walls suitable for subsequent deposition of the metal of the high density interconnect structure in those vias to connect the contact pads to the conductive runs in the high density interconnect structure itself. Where the spacer structure is non-conductive, these via holes preferably extend through the entire thickness of the spacer structure in alignment with connected contacted pads in order to electrically connect them to the high density interconnect structure.Where the spacer structure is conductive with each contact pad having an electrically separate post disposed thereon, the via holes extend through only the first dielectric layer to expose part of the upper surface of the conductive posts.

In accordance with one preferred embodiment, dielectric material is disposed on the electronic components and patterned to leave their overlay sensitive portions uncovered. The remaining dielectric material then comprises the spacer structure. This spacer structure dielectric material is preferably sprayed or spun-on, but may be laminated if desired A first high density interconnect structure dielectric layer is then laminated to the spacer structure with a thermoplastic adhesive. That first dielectric layer is held sufficiently taut during the lamination process that after completion of the lamination process it remains spaced from the overlay sensitive portions of the electronic components by substantially the height of the spacer structure.

The spacer structure may comprise a plurality of spaced apart posts or a continuous ridge such as an annular polymer dielectric wall extending along the periphery of a chip. Such a wall or ridge may include separate posts or projecting portions which extend out over contact pads which would not otherwise be covered by the dielectric wall.

Brief Description of the Drawings The subject matter which is regarded as the invention is particularly pointed out and distinctly claimed in the concluding portion of the specification. The invention, however, both as to organization and method of practice, together with further objects and advantages thereof, may best be understood by reference to the following description taken in connection with the accompanying drawings in which:: Figure 1 is a perspective illustration of two integrated circuit chips bonded to a high density interconnect structure substrate ready for the fabrication of the overlying high density interconnect structure; Figures 2-6 illustrate sequential stages in the fabrication of a high density interconnect strut~ rye on tre substrate and chips of Figure 1; Figures 7 and 8 illustrate alternative configurations for the spacer structure illustrated in Fir 3; Figure 9 illustrates a further alternative configuration for the spacer structure and the contact pads on the integrated circuit chip; Figure 10 is a perspective cross-section view of a multilayer high density interconnect structure having air gaps within the high density interconnect structure.

Detailed Description Figure 1 is a perspective partially cut away view of a high density interconnect structure substrate 12 having a cavity 14 in which a plurality of integrated circuit chips 16 are disposed. Two of these chips are illustrated in the figure. Chips 16 have contact pads 18 disposed on their upper surface. In this structure, the integrated circuit chips 16 have been bonded to the bottom of the cavity 14 by a thermoplastic adhesive 15 which may preferably be a polyetherimide such as ULTEMS 6000 polyetherimide resin available from General Electric Company and the structure is ready for fabrication of a high density interconnect structure thereon.

The fabrication of this high density interconnect structure begins with the fabrication of a spacer structure.

In accordance with one embodiment of the invention, a first step in the process of forming the spacer structure comprises depositing a uniform layer of polyamic acid on top of both the integrated circuit chips 16 and the exposed surface of the substrate 12. This structure is then baked at 100 C for one half hour to remove the solvent in the polyamic acid polymer to leave a layer 22 of dry polyamic acid. Next, a layer 23 of photoresist is deposited on top of the dried polyamic acid layer 22. The structure at the end of this step is illustrated in Figure 2.

Next, the photoresist 23 is exposed using a masked light source or a laser to leave a structure in which the photoresist is insoluble in its developer only on those portions of the dried polyamic acid which are coincident with the desired location of the spacer structure. The photoresist is then developed in the normal fashion with a dilute basic developer. This development removes the soluble portions of the photoresist and the polyamic acid thereunder.

Thereafter, the remaining photoresist is removed in a normal fashion with an organic solvent, leaving the structure illustrated in Figure 3 in which the polyamic acid 22 is present on the entire upper surface of the substrate 12 and in localized places on the integrated circuit chips 16.

Preferably, a post portion 22P of the dry polyamic acid is disposed over each of the contact pads 18 of the chips 16 to which electrical contact is to be made during the fabrication of the high density interconnect structure. Posts 22P may also be provide elsewhere on the chip or on the substrate.

At this stage, the structure is preferably baked at 250 C to imidize the polyamic acid layer and thereby obtain the high thermal stability characteristic of polyimides. After baking, the polymerized polyamic acid is identified by the reference numeral 24 because of its changed chemical structure. Next, a thermally stable polymer dielectric film 27, such as KAPTONX polyimide available from E.I. DuPont de Nemours, is laminated over the structure illustrated in Figure 3. This may preferably be done using ULTEMQ 1000 polyetherimide resin available from General Electric Company as a thermoplastic adhesive 25 for the polyimide film 27.

The thermoplastic adhesive 25 for the polyimide film 27 together comprise a high density interconnect dielectric layer 26. This lamination is done with the KAPTON polyirnide held taut and using a lamination temperature which does not adversely affect either the polyimide spacer structure or the integrated circuit chips themselves. After completion of this lamination step, the laminated dielectric layer 26 is spaced from the integrated circuit surface by substantially the thickness of the spacer structure, as shown in Figure 4.

Next, via holes 28 are formed in dielectric layer 26 in alignment with those contact pads 18 to which electrical contact is desired as shown in Figure 5. These via holes are preferably formed by laser drilling. However, other methods such as reactive ion etching (RIE) may be used.

A first patterned layer of metallization is then formed on the-initial dielectric layer 26. This metallization may preferably be formed by sputtering an initial or barrier layer of titanium onto the structure illustrated in Figure 5 followed by sputtering a (thin) copper layer, which may then be electroplated to a desired thickness, after which a second titanium layer is formed on top of the copper. This Ti/Cu/Ti metallization layer is then patterned to leave only the conductors 32 desired in this first metallization layer of the high density interconnect structure as shown in Figure 6. The conductors 32 include via portions 34 which extend down into the via holes 28 into ohmic contact with the contact pads 18 at the bottoms of the via holes.

Where desired, additional layers of dielectric and conductors may be formed on the structure illustrated in Figure 6 until all of the required connections are provided.

The height of the spacer structure should be chosen in accordance with the sensitivity of the electronic components. A spacer structure height of greater than or equal to about 12 microns is preferred for microwave applications, since a spacer structure which is less than about 6 microns thick provides little benefit in minimizing the effect of the high density interconnect structure on the operating characteristics of the high frequency electronic components and a spacer strv-~ure thicker than about 25 microns provides very little additional isolation of the electronic components from the effect of the overlying high density interconnect structure dielectric materials.

The process which has been described has a potential disadvantage of the adhesive for the first laminated dielectric layer partially filling the gap provided by the spacer structure if the adhesive is put on too thick or flows more than anticipated. The potential for this problem to occur can be avoided by the following process variation. The spacer structure material or its precursor is provided as a continuous layer on the substrate and the chips. Where the spacer material is a thermoset material, that material is then thermoset prior to patterning it. The adhesive for the first laminated dielectric layer is then sprayed or spun-on on top of that unpatterned spacer layer.

This combined layer is then patterned as a unit to leave it only where the spacer structure is desired. This may be done in several ways. A masking layer may be deposited on the combined spacer/adhesive layer and patterned with photoresist or other techniques to leave it only on the spacer structure.

Thereafter, the structure is etched to remove the exposed portions of the spacer/adhesive layer. With a silicon nitride mask this may be done with reactive ion etching.

With a reflective metal mask this may be done using an excimer laser to ablate the spacer/adhesive layer. The masking layer may then be removed. Alternatively, it can be done using a scanned focused laser beam to ablate the unneeded portions. At the end of this process, after appropriate clean-up if needed, the first laminated dielectric layer is laminated on top of the spacer structure using the retained adhesive as it bonding agent. This is preferably done without any adhesive being disposed on the laminated film prior to its lamination. However, adhesive may also be provided on the laminated film, although that partially defeats the purpose of providing the adhesive on the spacer structure.

By processing in the manner just described, the layer of spacer structure material (polyimide) is present everywhere on the top of the substrate as a uniform layer, unless the polyamic acid is patterned in that area to provlte air gaps over conductor runs on the substrate surface. where no such patterned spacer structure is desired on the man surface of the substrate, the spacer structure polylide nay be omitted there by providing a chip-holding cavity 14 whic.

is deeper by the height of the posts and removing the polyamic acid from the entire upper surface of the substrate to leave it only on the chips in a patterned manner. This would result in the laminated film 27 being planar and directly laminated to the upper surface of the substrate.

As an alternative to the individual posts 24P illustrated in Figure 3, the spacer structure may have the ridge configuration illustrated in Figure 7. In Figure 7, rather than the integrated circuit chip 116 having isolated posts disposed on top of its contact pads 118 in the manner shown in Figure 3, a continuous ridge 124R of polymer dielectric material is provided on the upper surface of the chip 116 along the periphery of the chip. This ridge 124R may overlie the contact pads 118 of the integrated circuit chip as shown in Figure 7 or a ridge 124R' may be disposed outside the contact pads 118 as shown in Figure 8, with individual posts 124P disposed over the individual contact pads 118.The Figure 8 configuration is preferred since the higher dielectric constant between the contact pads in Figure 7 as compared to Figure 8 increases capacitive coupling and loading thereby affecting the operating characteristics of the system. As illustrated, additional isolated posts 124P may also be provided in either of these embodiments to help suspend the laminated dielectric layer across large, otherwise unsupported, expanses or to provide a portion of the spacer structure over isolated contact pads or for other reasons. In a modified version of the Figure 3 configuration, individual projections may be provided on the ridge 124R to extend over individual contact pads rather than providing individual isolated posts. In flexible high density interconnection structures from which the substrate is removed after fabrication is complete as taught in U.S.Patent No. 5,109,946, entitled "High Density Interconnect With High Volumetric Efficiency1, and European Patent Application No. 0,450,950, entitled "A Flexible High Density Interconnect Structure and Flexibly Interconnected System", listed above, this ridge spacer structure of Figures 7 and 8 is advantageous because in combination with the laminated initial dielectric layer, it seals the edges of the chip's upper surface.

In Figure 9, a further alternative embodiment for a dielectric spacer structure 220 is illustrated in which a raised ridge 224R serves as the spacer and the contact pads 218 extend up onto the ridge 224R. In this configuration, the spacer structure itself may be a glass or other suitable dielectric layer which may be provided during the fabrication of the integrated circuit chip prior to deposition of the metal of the contact pads which preferably extend up onto the top of the spacer structure.

In this manner, the chip, with its spacer structure 224R thereon, is disposed in a cavity of appropriate depth to place the upper surface of the spacer structure in substantially the same plane as the plateau portion of the upper surface of the substrate 212. The first dielectric layer 226 of the interconnection structure may be laminated directly across the substrate and the chip and will remain spaced from the overlay sensitive portions of the chip surface because of the ridge 224R of the spacer structure. If desired, during the fabrication of the integrated circuit in this embodiment posts 224P may be provided in the inner portion of the chip in addition to the ridge around the periphery.In this structure, connection is made between the first layer of metallization of the high density interconnect structure and the contact pads in a manner which is similar to that used where a high density interconnect structure does not include a spacer structure in that the via hole through the initial dielectric layer to the contact pads extends only through that initial dielectric layer.

In some structures, it may be found desirable to include spacer structures between the individual metallization layers within the high density interconnect structure itself in order to minimize the dielectric constant seen by conductor runs within the high density interconnect structure itself. Such a structure is illustrated in cross-section in Figure 10. In that structure, a spacer structure 344 is formed on top of the conductors 332 of the first metallization layer of the high density interconnect structure 300 prior to laminating a second dielectric layer 346 over that second spacer structure. Following that second lamination, via holes 348 are drilled in the second laminated dielectric layer 346 and through the second spacer structure 344 to the first metallization layer 332 in those locations where electrical contact between the first and second metallization layers is desired. The second metal layer is then deposited on the second dielectric layer and patterned in a manner such as has been described in the related patents and applications to provide conductors 352.

Where an air gap structure is desired within the high density interconnect structure itself, as shown in Figure 10, it is considered desirable to use progressively lower Tg adhesive layers for each successive lamination in order to ensure that previous laminations are not disturbed during subsequent lamination steps. Suitable adhesives and a further description of the appropriate techniques are contained in the related European Patent Application No. 91305960.5. One potential advantage of this structure is an ability to provide a partially air dielectric for microwave transmission lines formed within the high density interconnect structure.An air dielectric can be provided by employing a metallized RAPTON film in combination with provision of the lamination adhesive only on the already existing high density interconnect structure and laminating that metallized KAPTON with its metallized side toward that high density interconnect structure. Pre-patterning of the metallization on the KAPTON being desirable where contact needs to be made from above the metallized KAPTON to below that metallized RAPTON layer.

In the procedure described in connection with Figures 2-6, the initial via holes are drilled through both the first laminated dielectric layer 26 and the spacer structure posts 24. An alternative, but not preferred approach is to form via holes in the spacer structure prior to the lamination of the first dielectric layer 26 thereover. These via holes would be disposed over each contact pad to which electrical contact is to be made. The structure would then have a patterned metallization formed thereon in which the metal pattern extends into each of the via holes in ohmic contact with the underlying contact paid and provides an appropriate surface on top of the spacer structure for contact by subsequent metallization layers.This patterned metal layer would preferably be formed by selective deposition in order to minimize risks to the portions of the electronic components or chips which are not covered by the spacer structure 24. The first dielectric layer 26 would then be laminated over this metallized spacer structure and via holes would be drilled in that dielectric layer in alignment with the spacer structure metallization in a manner similar to that described above in connection with Figures 5 and 6.

As an alternative to the use of polyamic acid as a precursor of the spacer structure, a thermoplastic may be employed as the spacer structure. This has several advantages. First, the thermoplastic spacer structure may be removed during repair of a high density interconnect structure in a manner similar to that in which the high density interconnect structure itself is removed for repair as described in the background patents and applications. Second, if the thermoplastic is itself laminated to the substrate 12 and the chip 16 at a temperature in the vicinity of its own Tgi then the high temperature exposure of the polyamic acid process may be avoided.

As an alternative approach to forming the spacer structure, a silicon nitride mask may preferably be evaporated on top of either thermoplastic or thermoset polymeric spacer layers and patterned using photoresist and a silicon nitride etchant such as RIE (reactive ion etching) with CF4. Thereafter, the underlying polymeric dielectric layer may be patterned by reactive ion etching in a O2 atmosphere. Reactive ion etching in this atmosphere has substantially no effect on the silicon nitride layer with the result that a spacer structure of substantially any useful height may be patterned in this manner.The photoresist may be removed from the retained portions of the silicon nitride layer prior to reactive ion etching or may be left in place during that etching, in which case, the reactive ion etching also removes that photoresist material at the same time as it removes the unprotected underlying portions of the polymeric material of the spacer structure. Following completion of the patterning of the spacer structure, the silicon nitride mask is preferably removed from the top of the spacer structure using a CF4, RIE etch. RIE is a relatively slow process for removing organic materials of this type.

Consequently, it may be considered preferable to provide a metal mask rather than a silicon nitride mask and to use an excimer laser to ablate any unprotected portions of the spacer structure material to provide the desired spacer configuration. After completion of this patterning step, the metal mask is removed and the process proceeds as has been described.

As a further alternative, where the spacer structure comprises individual post disposed over individual contact pads, the spacer structure may be formed of conductive material such as a metal. This may be done by masking the structure to restrict metal deposition to the contact pads and then electroplating additional metal on the contact pads in the manner taught in U.S. Patent No. 4,988,412, "Selective Electrolytic Deposition on Conductive and Non-Conductive Substrates", and European Patent Application No. 0436282, "Area Selective Metallization Process". In this manner, a spacer structure comprised of individual metallic posts may be formed with a desired thickness. It will be noted that this spacer structure can be formed on the integrated circuit chips prior to attachment of those chips to the substrate.With this spacer structure in place, the first dielectric layer 26 is laminated to the structure and the posts of the spacer structure. Via holes are then drilled in the first dielectric layer to expose a portion of the upper surface of each of the posts to which electrical contact by the high density interconnect structure is desired. A first metallization layer is then formed on the first dielectric layer and patterned to provide the conductors desired in that layer.

If it is necessary to disassemble this structure to rework or repair it, the posts of the spacer structure can be removed with an appropriate solvent if they are thermoplastic. Thermoplastic and thermoset posts and any adhesive layers can be removed with RIE, plasma etching or by excimer or other laser ablation as may be considered preferable.

While the description has been in terms of polyimide and polyetherimide materials, low dielectric constant materials such as Teflon may be used.

Claims (34)

CLAIMS:
1. In a high density interconnect structure of the type comprising an electronic component having contact pads on a first surface thereof, an interconnection structure thereover including a first layer of polymer dielectric material disposed over said electronic component, said layer of polymer dielectric material having apertures therein disposed in alignment with at least selected ones of said contact pads, a first patterned conductive layer overlying said first dielectric layer and extending into said apertures into ohmic contact with said selected ones of said contact pads, the improvement comprising: a spacer structure disposed on said electronic component; and said first layer of polymer dielectric material being bonded to said spacer structure and spaced from the surface of said electronic component by said spacer structure.
2. The improvement recited in claim 1 wherein: said spacer structure comprises a polymer dielectric; and said surface of said electronic component is substantially free of polymer dielectric material except for said spacer structure.
3. The high density interconnect structure recited in claim 1 wherein: said spacer structure comprises an elongated ridge of dielectric material.
4. The high density interconnect structure recited in claim 3 wherein: said ridge is continuous, closed on itself and surrounds a portion of said first surface of said electronic component.
5. The high density interconnect structure recited in claim 4 wherein: said electronic component comprises a semiconductor chip and at least some of said contact pads are disposed along the periphery of said first surface of said semiconductor chip; and said ridge constitutes a wall around the perir#hery of said chip.
6. The high density interconnect structure in claim 5 wherein: those contact pads which are disposed in eleclr^a contact with a conductor of said interconnection structure are referred to as a connected contact pads; and said connected contact pads have dielectric material of said ridge disposed thereon.
7. The high density interconnect structure recited in claim 1 wherein: said spacer structure comprises a plurality of spaced apart posts.
8. The high density interconnect structure recited in claim 7 wherein: each contact pad which is disposed in electrical contact with a conductor of said interconnection structure has a post disposed thereon and is referred to as a connected contact pad.
9. The improvement recited in claim 8 wherein: said posts comprise a polymer; each of said posts disposed on one of said connected contact pads has a via hole therein in which a conductor of said interconnection structure extends into electrical contact with the contact pad disposed thereunder.
10. The improvement recited in claim 7 wherein: said posts comprise a metal.
11. The improvement recited in claim 10 wherein: said posts are metallic.
12. The improvement recited in claim 7 wherein: said posts comprise a polymer.
13. The improvement recited in claim 12 wherein: said posts comprise a thermoplastic material.
14. The improvement recited in claim 12 wherein: said thermoplastic material is a polyetherimide.
15. The improvement recited in claim 12 wherein: said posts comprise a thermoset material.
16. The improvement recited in claim 15 wherein: said thermoset material is polyimide.
17. The improvement recited in claim 1 wherein: said first layer of polymer dielectric material is spaced from the surface of said electronic component by substantially the height of said spacer structure.
18. In a high density interconnect structure of the type comprising an electronic component having contact pads on a first surface thereof, an interconnection structure thereover including a first layer of polymer dielectric material disposed over said electronic component, said layer of polymer dielectric material having apertures therein disposed in alignment with at least first selected ones of said contact pads, a first patterned conductive layer overlying said first dielectric layer and extending into said apertures into ohmic contact with said selected ones of said contact pads, a second layer of polymer dielectric material disposed over said first layer of dielectric material, said second layer of polymer dielectric material having apertures therein disposed in alignment with second selected ones of said contact pads and/or selected portions of said first patterned conductive layer, a second patterned conductive layer overlying said second dielectric layer and extending into said apertures into ohmic contact with said second selected ones of said contact pads and/or selected portions of said first patterned conductive layer, the improvement comprising: a spacer structure disposed on said first layer of dielectric material; and said second layer of polymer dielectric material being bonded to said spacer structure and spaced from the surface of said first patterned conductive layer elsewhere said spacer structure.
19. The improvement recited in claim 18 where'.# said improvement further comprises: a further spacer structure disposed on said electronic component; and said first layer of polymer dielectric at=ial S bonded to said spacer structure and spaced from the s--~aoe of said electronic component elsewhere by substantially the height of said spacer structure.
20. In a high density interconnect structure o# the type comprising an electronic component having contact pads thereon, one or more polymer dielectric material layers disposed thereover and having apertures therein, one or more patterned conductive layers overlying selected ones of said dielectric layers and extending into selected ones of said apertures into ohmic contact with selected contact pads or other conductive layers, the improvement comprising: a plurality of posts disposed on said electro-. z component, each contact pad which is disposed in electrical contact with a conductor of said patterned conductive layers having a post disposed thereon and being referred to as a connected contact pad; and the one of said polymer dielectric material layers disposed nearest said electronic component being bonded to said posts and spaced from the surface of said electronic component elsewhere by substantially the height of said posts.
21. The improvement recited in claim 20 wherein: said posts comprise a polymer; each of said posts which is disposed on one of said connected contact pads having a via hole therein through which a conductor of one of said conductor layers extends into electrical contact with the contact pad disposed thereunder.
22. The improvement recited in claim 20 wherein: said posts comprise a metal.
23. The improvement recited in claim 20 wherein: said posts comprise a polymer.
24. In a method of fabricating an electronic system of the type including providing a plurality of electronic components each including contact pads, a forming a high density interconnect structure bonded to said components by disposing a layer of dielectric material over said components, providing via holes in said layer of dielectric material and forming a pattern of conductors on said layer of dielectric material in which the conductors of said pattern extending into said via holes to electrically connect to said contact pads of said electronic components, the improvement comprising: forming a spacer structure on said electronic components prior to disposing said layer of dielectric material over said components, said spacer structure comprising a patterned raised structure having gaps therein; and bonding said layer of dielectric material to said spacer structure in a manner in which said layer of dielectric material bridges said gaps in said spacer structure to provide a non-solid dielectric adjacent said electronic components in the regions of said gaps.
25. The improvement recited in claim 24 wherein the step of forming said spacer structure comprises: depositing a dielectric material on said electronic components; and patterning said dielectric material.
26. The improvement recited in claim 25 wherein said spacer structure is a thermoset material and said improvement further comprises the step of: treating said dielectric material to render it insoluble.
27. The improvement recited in claim 26 further comprising the step of: providing a layer of adhesive material on sai thermoset material prior to patterning said theroset material; and said patterning step patterns both sai adhesive and said thermoset materials.
28. The improvement recited in claim 25 where said deposited dielectric material is a thermoplastic material and said improvement further comprisescomçrqses the step of: providing a layer of adhesive material on said deposited thermoplastic dielectric material prior to patterning said deposited thermoplastic dielectric material; and said patterning step patterns both said adhesive and said deposited thermoplastic dielectric materials.
29. A semiconductor chip comprising: a body of semiconductor material having a major surface; a plurality of contact pads disposed on said major surface of said body; a patterned spacer structure disposed on said major surface of said body and said at least selected ones of said contact pads, said spacer structure including raised portion and a gap.
30. The semiconductor chip recited in claim 29 wherein: said spacer structure is a polymer dielectric material.
31. The semiconductor chip recited in claim 29 wherein: said spacer structure is conductive.
32. A semiconductor chip comprising: a body of semiconductor material having a major surface; a patterned spacer structure disposed on said major surface of said body and including a raised portion and a gap; a plurality of contact pads disposed on said raised portion of said spacer structure whereby, said contact pads are spaced above said major surface of said body.
33. The semiconductor chip recited in claim 32 wherein: said spacer structure is an inorganic dielectric material.
34. The semiconductor chip recited in claim 32 wherein: said spacer structure is an polymer dielectric material.
GB9125671A 1991-10-29 1991-11-22 A high density interconnect structure including a spacer structure and a gap Expired - Fee Related GB2274200B (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
DE4135654A DE4135654A1 (en) 1991-10-29 1991-10-29 High density interconnect structure for electronic components operating at high frequencies
SG1996001126A SG44503A1 (en) 1991-10-29 1991-11-22 A high density interconnect structure including a spacer structure and a gap
GB9125671A GB2274200B (en) 1991-10-29 1991-11-22 A high density interconnect structure including a spacer structure and a gap
FR9115006A FR2701336B1 (en) 1991-10-29 1991-12-04 Structure high density interconnect, semiconductor chip comprising this structure and manufacturing process.

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
DE4135654A DE4135654A1 (en) 1991-10-29 1991-10-29 High density interconnect structure for electronic components operating at high frequencies
SG1996001126A SG44503A1 (en) 1991-10-29 1991-11-22 A high density interconnect structure including a spacer structure and a gap
GB9125671A GB2274200B (en) 1991-10-29 1991-11-22 A high density interconnect structure including a spacer structure and a gap
FR9115006A FR2701336B1 (en) 1991-10-29 1991-12-04 Structure high density interconnect, semiconductor chip comprising this structure and manufacturing process.

Publications (3)

Publication Number Publication Date
GB9125671D0 GB9125671D0 (en) 1994-05-11
GB2274200A true GB2274200A (en) 1994-07-13
GB2274200B GB2274200B (en) 1996-03-20

Family

ID=27435311

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9125671A Expired - Fee Related GB2274200B (en) 1991-10-29 1991-11-22 A high density interconnect structure including a spacer structure and a gap

Country Status (4)

Country Link
DE (1) DE4135654A1 (en)
FR (1) FR2701336B1 (en)
GB (1) GB2274200B (en)
SG (1) SG44503A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0735806A1 (en) * 1995-03-22 1996-10-02 Hitachi, Ltd. Package board
US5565706A (en) * 1994-03-18 1996-10-15 Hitachi, Ltd. LSI package board

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1223704A (en) * 1967-04-19 1971-03-03 Hitachi Ltd Semiconductor device
GB1228903A (en) * 1967-04-19 1971-04-21
US3890636A (en) * 1971-09-09 1975-06-17 Hitachi Ltd Multilayer wiring structure of integrated circuit and method of producing the same
GB2046514A (en) * 1979-04-09 1980-11-12 Raytheon Co Semiconductor device
US4783695A (en) * 1986-09-26 1988-11-08 General Electric Company Multichip integrated circuit packaging configuration and method
US4933743A (en) * 1989-03-11 1990-06-12 Fairchild Semiconductor Corporation High performance interconnect system for an integrated circuit
EP0374842A2 (en) * 1988-12-20 1990-06-27 Kabushiki Kaisha Toshiba Semiconductor integrated circuit device of standard cell system
WO1990009093A1 (en) * 1989-01-25 1990-08-23 Polylithics, Inc. Extended integration semiconductor structure and method of making the same

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4246595A (en) * 1977-03-08 1981-01-20 Matsushita Electric Industrial Co., Ltd. Electronics circuit device and method of making the same
DE3232659A1 (en) * 1982-09-02 1984-03-08 Siemens Ag Chip component which can be dip-soldered, for use in circuit boards
US4740700A (en) * 1986-09-02 1988-04-26 Hughes Aircraft Company Thermally insulative and electrically conductive interconnect and process for making same
FR2635916B1 (en) * 1988-08-23 1990-10-12 Bull Sa circuit carrier integrated high density and process for its manufacturing
US5016082A (en) * 1988-09-16 1991-05-14 Delco Electronics Corporation Integrated circuit interconnect design
JPH02220464A (en) * 1989-02-22 1990-09-03 Toshiba Corp Semiconductor device and manufacture thereof
JPH04127452A (en) * 1989-06-30 1992-04-28 Matsushita Electric Ind Co Ltd Semiconductor device and its manufacture
US4920639A (en) * 1989-08-04 1990-05-01 Microelectronics And Computer Technology Corporation Method of making a multilevel electrical airbridge interconnect
JP3415144B2 (en) * 1989-12-21 2003-06-09 ロックヒード マーティン コーポレーション Epoxy / polyimide copolymer blend dielectric and multilayer circuits using the same
GB2279803B (en) * 1990-04-05 1995-05-24 Gen Electric A high density interconnect structure including a chamber

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1223704A (en) * 1967-04-19 1971-03-03 Hitachi Ltd Semiconductor device
GB1228903A (en) * 1967-04-19 1971-04-21
US3890636A (en) * 1971-09-09 1975-06-17 Hitachi Ltd Multilayer wiring structure of integrated circuit and method of producing the same
GB2046514A (en) * 1979-04-09 1980-11-12 Raytheon Co Semiconductor device
US4783695A (en) * 1986-09-26 1988-11-08 General Electric Company Multichip integrated circuit packaging configuration and method
EP0374842A2 (en) * 1988-12-20 1990-06-27 Kabushiki Kaisha Toshiba Semiconductor integrated circuit device of standard cell system
WO1990009093A1 (en) * 1989-01-25 1990-08-23 Polylithics, Inc. Extended integration semiconductor structure and method of making the same
US4933743A (en) * 1989-03-11 1990-06-12 Fairchild Semiconductor Corporation High performance interconnect system for an integrated circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5565706A (en) * 1994-03-18 1996-10-15 Hitachi, Ltd. LSI package board
EP0735806A1 (en) * 1995-03-22 1996-10-02 Hitachi, Ltd. Package board

Also Published As

Publication number Publication date
GB9125671D0 (en) 1994-05-11
GB2274200B (en) 1996-03-20
SG44503A1 (en) 1997-12-19
DE4135654A1 (en) 2003-03-27
FR2701336A1 (en) 1994-08-12
FR2701336B1 (en) 1995-11-10

Similar Documents

Publication Publication Date Title
US3691628A (en) Method of fabricating composite integrated circuits
US5104820A (en) Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting
US5817541A (en) Methods of fabricating an HDMI decal chip scale package
JP3557130B2 (en) A method of manufacturing a semiconductor device
US5561085A (en) Structure for protecting air bridges on semiconductor chips from damage
EP0365783B1 (en) Multilevel integrated circuit packaging structures
US5657537A (en) Method for fabricating a stack of two dimensional circuit modules
US6847066B2 (en) Semiconductor device
JP3229206B2 (en) Endcap chip and a manufacturing method thereof with a conductive monolithic l connections for multichip stack
US5336928A (en) Hermetically sealed packaged electronic system
US6092280A (en) Flexible interface structures for electronic devices
US5359496A (en) Hermetic high density interconnected electronic system
KR100711334B1 (en) Single or multi-layer printed circuit board with recessed or extended breakaway tabs and method of manufacture thereof
US6187652B1 (en) Method of fabrication of multiple-layer high density substrate
US5132648A (en) Large array MMIC feedthrough
US5065227A (en) Integrated circuit packaging using flexible substrate
JP4414516B2 (en) The method of producing a composite multi-component module
US5548099A (en) Method for making an electronics module having air bridge protection without large area ablation
US5422513A (en) Integrated circuit chip placement in a high density interconnect structure
US5410107A (en) Multichip module
JP4318417B2 (en) High frequency module board device
US5027253A (en) Printed circuit boards and cards having buried thin film capacitors and processing techniques for fabricating said boards and cards
US5455064A (en) Process for fabricating a substrate with thin film capacitor and insulating plug
US5182632A (en) High density multichip package with interconnect structure and heatsink
US5434751A (en) Reworkable high density interconnect structure incorporating a release layer

Legal Events

Date Code Title Description
732E Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977)
PCNP Patent ceased through non-payment of renewal fee