GB2253316A - Phase/frequency detectors - Google Patents
Phase/frequency detectors Download PDFInfo
- Publication number
- GB2253316A GB2253316A GB9201062A GB9201062A GB2253316A GB 2253316 A GB2253316 A GB 2253316A GB 9201062 A GB9201062 A GB 9201062A GB 9201062 A GB9201062 A GB 9201062A GB 2253316 A GB2253316 A GB 2253316A
- Authority
- GB
- United Kingdom
- Prior art keywords
- phase
- signal
- current sink
- current source
- detector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
Landscapes
- Measuring Phase Differences (AREA)
- Measurement Of Resistance Or Impedance (AREA)
Abstract
A phase/frequency detector has first and second inputs (i/p1, i/p 2 ), one of which is converted into a third signal (i) in phase with the first input (i/p1) and a fourth signal (q) in phase quadrature with the second input (i/p2). Gates (A, B) receive the third and fourth signals and the second and fourth signals respectively and feed a current source (I1) and a current sink (12). A capacitor (C) is connected across the current sink (I2) such that the net charge flowing into the capacitor is defined by the difference between the source and the sink over a given time period. A.C. leakage and "dead band" problems are overcome by the invention. <IMAGE>
Description
PHASE/FREOUE#CY TO VOLTAGE DETECTORS
This invention relates to phase/frequency to voltage detectors, and to phase locked loop synthesisers which incorporate such detectors.
It is an object of the present invention to provide a detector of this type, and a synthesiser incorporating such a detector, which has significantly improved performance as compared with existing detectors.
One commonly used device for converting phase/frequency to voltage is an exclusive OR device.
The phase/voltage characteristic of such a device is shown in Fig. la of the accompanying drawings. The phase difference between two input signals is plotted as the abscissa and the d.c. output voltage as the ordinate. The main disadvantage of such a detector is the amount of AC signal leakage. This leakage is at a maximum in the centre of the linear range, as is illustrated by Fig. lb, where the a.c. leakage is plotted against the phase difference. The centre of the linear range is when the two input signals are in phase quadrature. If the two input signals are of identical frequency, but have a phase difference 0 in the range 0 < n, < ,then the fundamental frequency of any AC leakage at the output will be twice that of the input.
An alternative known phase/frequency to voltage detector is a digital tri-state detector, the operation of which is illustrated by Figs. 2a and 2b of the accompanying drawings. In Fig. 2a the two inputs i/pl and i/p2 are two signals with an arbitrary phase difference between them, but of the same frequency.
These signals are' fed to a logic circuit 10 of gates which has outputs A and B, one to a current source 11 and the other to a current sink 12 of a charge pump. A and the other to a current sink 12 of a charge pump. A capacitor C is connected across the current sink 12.
This detector gives good suppression of any AC components at the output O/P when in the centre of its linear range, i.e. no phase offset. However, the main disadvantage of this detector is its inability continuously to reduce the width of the pulses which activate the current source 11 and current sink 12 in the charge pump. This limitation lies with the bandwidth of the switching logic. For the detector to be precisely centred in the middle of its linear range, i.e. where the AC leakage is at a minimum, one requires infinitely narrow pulses activating the current source/sink in the charge pump. In order to achieve such pulses one would have to have an infinite bandwidth. This is clearly impossible, and this inability to resolve very narrow pulses leads to a fall in the gain of the phase detector at the centre of its range.This region of low (or even zero) gain is commonly referred to as the "dead band" and is illustrated in Fig. 3 of the accompanying drawings.
Operation in the "dead band" often leads to poor noise performance, but operation away from the "dead band" leads to AC leakage. Consequently, this known detector has considerable disadvantages.
It is an object of the present invention to provide a detector which overcomes or at least minimises the disadvantages of the known detectors referred to above.
In accordance with the invention there is provided a phase/frequency to voltage detector arranged to receive first and second input signals, logic circuit means connected to receive said first signal and to generate therefrom a third signal which is in phase with said first signal and a fourth signal which gate means receiving said third and fourth signals and second gate means receiving said second and fourth signals, a current source and a current sink connected to the outputs of said first and second gate means, and charge-collecting means connected across the current source or current sink such that the net charge flowing into the charge-collecting means is the difference between the current source and the current sink over a given time period.
One presently preferred embodiment of detector in accordance with the invention will now be described by way of example and with reference to Figs.
4 to 6 of the accompanying drawings.
In the drawings:
Fig. 4 is a schematic representation of the detector;
Fig. 5 is a pulse diagram illustrating the operation of the detector of Fig. 4; and
Fig. 6 shows the transfer characteristics of the detector of Fig. 4.
As shown in Fig. 4, the detector of the present invention has two inputs i/pl and i/p2. A logic circuit 13 of gates connected to input i/pl generates two signals i and q. Signal i is in phase with i/pl and signal q is in phase quadrature with i/p2. The signals are connected to gates A and B as shown, i.e. i and q to gate A and q and i/p2 to gate B.
The output of gate A is connected to a current source
I1. The output of gate B is connected to a current sink I2. A capacitor C is connected across the current sink, and the output O/P is taken from between the current source and the current sink.
The operation of the detector is shown logically in Fig. 5. If gate A is active high (1) then the current source I1 is turned on. If gate B is then the current source I1 is turned on. If gate B is active high (1) then the current sink I2 is turned on.
The current source 11 and current sink I2 are accurately matched in value.
When both inputs are in phase (Fig.5, case 3) both the current source I1 and the current sink I2 are on simultaneously, and thus the net charge into the capacitor C is zero. When input i/pl is phase leading input i/p2 (Fig. 5, case 2) the current source I1 is turned on for longer than the current sink I2, by an amount which is proportional to the phase difference between input i/pl and input i/p2. Consequently, there is a net positive flow of charge into the capacitor C. When input i/pl is phase lagging input i/p2 (Fig. 5, case 1), the current sink I2 is held on for longer than-the current source I1 by an amount which is proportional to the phase difference between input i/pl and input i/p2. Consequently, there is a net flow of negative charge into the capacitor C.
The transfer characteristics of the detector circuit are shown in Fig. 6, where the DC output and the reference leakage are each shown plotted against phase difference.
Because the net charge flowing into the capacitor C is defined by the difference between a current source and a current sink over a given time period, infinitesimally small amounts of charge may be defined.
This technique in accordance with the present invention effectively overcomes the "dead band" problem of traditional digital tri-state detectors without compromising the AC reference leakage performance. It can thus be used with high speed inputs where low noise is required.
The detector of the present invention can be implemented in a monolithic silicon integrated circuit.
The detector has been found to work successfully with input frequencies of up to 2 MHz, and with no detectable "dead band".
Claims (5)
1. A phase/frequency to voltage detector arranged to receive first and second input signals, logic circuit means connected to receive said first signal and to generate therefrom a third signal which is in phase with said first signal and a fourth signal which is in phase quadrature with said second signal, first gate means receiving said third and fourth signals and second gate means receiving said second and fourth signals, a current source and a current sink connected to the outputs of said first and second gate means, and charge-collecting means connected across the current source or current sink such that the net charge flowing into the charge-collecting means is the difference between the current source and the current sink over a given time period.
2. A detector as claimed in claim 1, in which the current source is connected to the output of said first gate means, the current sink is connected to the output of said second gate means, and the chargecollecting means is connected across the current sink, an output being taken from between the current source and the current sink.
3. A detector as claimed in claim 1 or 2, in which the charge-collecting means is a capacitor.
4. A phase/frequency to voltage detector substantially as hereinbefore described with reference to Figs. 4 to 6 of the accompanying drawings.
5. A phase locked loop synthesiser incorporating a phase/frequency to voltage detector as claimed in any preceding claim.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB919101193A GB9101193D0 (en) | 1991-01-18 | 1991-01-18 | Phase/frequency to voltage detector |
Publications (3)
Publication Number | Publication Date |
---|---|
GB9201062D0 GB9201062D0 (en) | 1992-03-11 |
GB2253316A true GB2253316A (en) | 1992-09-02 |
GB2253316B GB2253316B (en) | 1994-11-16 |
Family
ID=10688706
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB919101193A Pending GB9101193D0 (en) | 1991-01-18 | 1991-01-18 | Phase/frequency to voltage detector |
GB9201062A Expired - Fee Related GB2253316B (en) | 1991-01-18 | 1992-01-17 | Phase/frequency to voltage detectors |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB919101193A Pending GB9101193D0 (en) | 1991-01-18 | 1991-01-18 | Phase/frequency to voltage detector |
Country Status (1)
Country | Link |
---|---|
GB (2) | GB9101193D0 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2004021574A1 (en) * | 2002-08-30 | 2004-03-11 | Koninklijke Philips Electronics N.V. | Phase locked loop |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1496397A (en) * | 1974-05-14 | 1977-12-30 | Siemens Ag | Phase detectors |
GB2122438A (en) * | 1982-05-26 | 1984-01-11 | Motorola Ltd | Digital phase detector for second order loop |
-
1991
- 1991-01-18 GB GB919101193A patent/GB9101193D0/en active Pending
-
1992
- 1992-01-17 GB GB9201062A patent/GB2253316B/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1496397A (en) * | 1974-05-14 | 1977-12-30 | Siemens Ag | Phase detectors |
GB2122438A (en) * | 1982-05-26 | 1984-01-11 | Motorola Ltd | Digital phase detector for second order loop |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2004021574A1 (en) * | 2002-08-30 | 2004-03-11 | Koninklijke Philips Electronics N.V. | Phase locked loop |
US7218157B2 (en) | 2002-08-30 | 2007-05-15 | Nxp B.V. | Phase locked loop |
Also Published As
Publication number | Publication date |
---|---|
GB2253316B (en) | 1994-11-16 |
GB9201062D0 (en) | 1992-03-11 |
GB9101193D0 (en) | 1991-02-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6462624B1 (en) | High-speed and high-precision phase locked loop | |
US5808498A (en) | At frequency phase shifting circuit for use in a quadrature clock generator | |
US6525585B1 (en) | Fixed-length delay generation circuit | |
EP0529836A1 (en) | Integrating phase detector | |
US7202717B2 (en) | Chopped charge pump | |
US5699387A (en) | Phase offset cancellation technique for reducing low frequency jitters | |
US5334951A (en) | Phase lock loops and methods for their operation | |
EP0484059B1 (en) | Charge pump circuit | |
US3319178A (en) | Plural loop automatic phase control | |
US5619161A (en) | Diffrential charge pump with integrated common mode control | |
US6133769A (en) | Phase locked loop with a lock detector | |
US5028888A (en) | Multistage current-controlled oscillator | |
GB2055268A (en) | Digital phase comparator circuit | |
EP0544109A1 (en) | Phase detector circuit and PLL circuit equipped therewith | |
US5952853A (en) | Method for extending the output range of pulse-width based phase detectors | |
US5589802A (en) | Circuit for detecting the absence of an external component | |
US4691120A (en) | Pulse delay circuit device | |
US4843332A (en) | Wide range digital phase/frequency detector | |
US5513225A (en) | Resistorless phase locked loop circuit employing direct current injection | |
GB2253316A (en) | Phase/frequency detectors | |
US3495096A (en) | Phase comparision circuit of the type including a triangular wave generator | |
US6891411B2 (en) | Low injection charge pump | |
US6313621B1 (en) | Method and arrangement for determining the phase difference between two timing signals | |
GB2161660A (en) | Digital phase/frequency detector having output latch | |
US3795870A (en) | Adaptive bandwidth phase lock loop employing high speed loop lock and fast phase transient reduction |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 19990117 |