GB2215912A - Aligning the components of flip-chip bonded devices - Google Patents

Aligning the components of flip-chip bonded devices Download PDF

Info

Publication number
GB2215912A
GB2215912A GB8811529A GB8811529A GB2215912A GB 2215912 A GB2215912 A GB 2215912A GB 8811529 A GB8811529 A GB 8811529A GB 8811529 A GB8811529 A GB 8811529A GB 2215912 A GB2215912 A GB 2215912A
Authority
GB
United Kingdom
Prior art keywords
marks
solder
arrangement
bond
row
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB8811529A
Other versions
GB2215912B (en
GB8811529D0 (en
Inventor
David John Pedder
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Plessey Co Ltd
Original Assignee
Plessey Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Plessey Co Ltd filed Critical Plessey Co Ltd
Publication of GB8811529D0 publication Critical patent/GB8811529D0/en
Priority to US07/435,477 priority Critical patent/US5022580A/en
Priority to EP89904099A priority patent/EP0357769A1/en
Priority to PCT/GB1989/000282 priority patent/WO1989008926A1/en
Priority to JP1503616A priority patent/JP2660077B2/en
Publication of GB2215912A publication Critical patent/GB2215912A/en
Application granted granted Critical
Publication of GB2215912B publication Critical patent/GB2215912B/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0266—Marks, test patterns or identification means
    • H05K1/0269—Marks, test patterns or identification means for visual or optical inspection
    • G—PHYSICS
    • G02—OPTICS
    • G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24—Coupling light guides
    • G02B6/42—Coupling light guides with opto-electronic elements
    • G02B6/4201—Packages, e.g. shape, construction, internal or external details
    • G02B6/4219—Mechanical fixtures for holding or positioning the elements relative to each other in the couplings; Alignment methods for the elements, e.g. measuring or observing methods especially used therefor
    • G02B6/4228—Passive alignment, i.e. without a detection of the degree of coupling or the position of the elements
    • G02B6/4232—Passive alignment, i.e. without a detection of the degree of coupling or the position of the elements using the surface tension of fluid solder to align the elements, e.g. solder bump techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/1401—Structure
    • H01L2224/1403—Bump connectors having different sizes, e.g. different diameters, heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141—Disposition
    • H01L2224/1412—Layout
    • H01L2224/1413—Square or rectangular array
    • H01L2224/14133—Square or rectangular array with a staggered arrangement, e.g. depopulated array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112—Aligning
    • H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30105—Capacitance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09372—Pads and lands
    • H05K2201/09409—Multiple rows of pads, lands, terminals or dummy patterns; Multiple rows of mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09781—Dummy conductors, i.e. not used for normal transport of current; Dummy electrodes of components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09918—Optically detected marks used for aligning tool relative to the PCB, e.g. for mounting of components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/16—Inspection; Monitoring; Aligning
    • H05K2203/166—Alignment or registration; Control of registration
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3431—Leadless components
    • H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457—Solder materials or compositions; Methods of application thereof

Abstract

In order to assess the accuracy of the positioning of a flip-chip solder bond between a substrate 4 and an integrated circuit and/or micro-optic device 2, rows of alignment marks 12, 14, 20, 22, 24 are formed together with the arrays of metallised solderable pads on the cooperating surfaces of the substrate and chip so that when the bond is formed, the row of alignment marks cooperate to form a vernier scale to determine the accuracy of the bond. The marks may be formed as metallised regions having solder bumps formed thereon for visibility by means of X-rays. <IMAGE>

Description

VERNIER STRUCTURE FOR FLIP CHIP BONDED DEVICES This invention relates to a flip-chip solder bond arrangement having means for determining the alignment of the components thereof.
Flip chip solder bonding is now attracting significant attention as a means of providing very high density area interconnections between a chip and a substrate, as a bonding technique with very attractive electrical characteristics (low inductance and capacitance) for high speed electronic devices and as a method of achieving very precise alignment and separation of components for micro-optical or related applications.
In a flip-chip solder bonding, it is usually necessary to provide an integrated circuit chip and a substrate component (which may itself be a chip) each of which comprises a substrate having on one surface thereof a mating array of solderable metallisation pads (typically using CrCuAu multilayer metallisation), and either or both of which are provided with solder bumps over the solderable pads (typically using 95Pb:5Sn or 63Sn:37Pb solders (wt%)) as illustrated schematically in Figure 1. This basic structure is well known. To bond the two components, the components are first aligned to within the accuracy required for the solder bumps to contact the corresponding wettable pad or bumps (cm1/? a pad diameter). The assembly is then raised above the melting point of the solder involved under inert or reducing conditions.The solder wets the wettable metallisation and surface tension forces then act to pull the two components into very accurate final alignment. The bonded assembly is then cooled to form a solidly bonded hybrid device structure. The final, equilibrium bond shape and spacing of the two components is controlled by the balance of surface tension and gravitational forces at the bonding temperature, and can readily be calculated for a regular array of circular bonds, knowing the individual solder bump volumes, wettable pad sizes, chip mass and solder surface tension. For large bond arrays with circular wettable pads and for low chip masses, the final solder bond geometry is that of a doubly truncated sphere, making calculation particularly straightforward.The processes of bonding and the forces acting at the bonding temperature are illustrated schematically in Figures 2 and 3. It should be noted that the solder to form the bumps may be applied over areas larger than that of the wettable metallisation, using a variety of masking techniques, to provide a controlled 'dewet' ratio and allow independent control of solder bump heights from a uniform solder coating thickness, as illustrated in Figure 4.
Having produced a flip chip solder bonded hybrid device, it is then of interest to determine whether that hybrid device has been successfully bonded. The very nature of the flip chip bonded device, with its face-to-face bonded configuration, makes conventional visual or optical microscopy inspection difficult, even where an optically transparent chip is involved since the wettable metallisation itself obscures the major area of the bond.
The major criterion for successful bonding of microelectronic devices is that an ohmic electrical connection has been achieved at every bond site, whereas, for the micro-optical devices, the criterion of success is that the two components have become aligned to the required accuracy. While the direct checking of the bond electrical characteristics can usually only easily be accomplished by a functional electrical assessment, a method that provides quantitative information on the success of the solder wetting and surface tension self alignment processes during the bonding operation must provide a very high degree of confidence that the bonding process itself has been successful.Such a method, coupled with bump height and height uniformity measurements prior to assembly and other related checks (for example monitoring the ohmic nature of the wettable metal to silicon input pad connection), then provides the basis of a viable inspection procedure for monitoring production of flip chip bonded devices. In the case of a micro-optical device, the measurement of bump heights and height uniformities, together with the quantitative measurement of component alignment is entirely sufficient to establish successful bonding.
Methods assessed to date for inspection of flip chip bonded devices have included X-ray radiography and acoustic microscopy.
The former method provides a useful, qualitative method to assess bond shape and to inspect for stray solder or voids in solder bonds but does not provide quantitative alignment data. With real time equipment it can be a rapid inspection method. The latter method can provide relatively low resolution bond images and assess bond mechanical integrity, but is a relatively slow process, unsuited for inline inspection.
It is an object of the present invention to provide a means for rapidly inspecting the bond in a flip-chip solder bonding arrangement.
The present invention provides a flip-chip solder bonding arrangement comprising first and second components each comprising a substrate having on one surface an array of solderable pads, selected pads having solder bumps deposited thereon, and each surface having a plurality of alignment marks formed thereon whereby when the components are positioned face to face, the arrays register with one another to enable a solder bond to be formed, and the respective pluralities of alignment marks may be inspected to assess their relative positions in order to determine the accuracy of the solder bond.
In accordance with the invention the alignment marks may be formed as metallised areas in the same process as the formation of a metallised array of solderable pads. Where the substrate or substrates are transparent to light or infra-red radiation, visual inspection can be carried out of the alignment marks. However if the substrate or substrates are opaque to light, then X-ray inspection techniques are required, and small quantities of solder or other Xray absorbent material are deposited on the metallised alignment marks to enable an X-ray inspection procedure.
At its simplest, the alignment marks may simply be arranged for one to one registration so that when the marks appear in alignment, this will be indicative of the accuracy of the bond.
However the accuracy of this arrangement is limited particularly for X-ray inspection techniques where it is not normally possible to achieve resolution better than 5pm, whereas the solder bond may be required to be accurate to lpm or less.
Another technique would be to provide a row of alignment marks on each substrate positioned that the rows appear intercalated or interdigitated when the bond is formed. Thus when the bond is properly formed the intercalated rows would provide a uniformly dark image whereas if the bond is inaccurately formed, the image would provide lighter regions with the periodicity of the spacing between the marks. This would be a more accurate method than simple alignment marks.
However in a preferred arrangement, rows of alignment marks are provided on each substrate with slightly different spacings and arranged so that when the bond is formed they provide a vernier measuring scale. Thus the marks may be inspected when the bond is formed and the marks identified which appear to be in alignment.
The spacing of such aligned marks from a reference point indicates the degree of mismatch in the bond and provides a precise measure of the amount by which the substrates are misaligned. It is possible with this method to provide a measure within 211m, even where the marks themselves may not be individually resolved to better than 5cm .
A preferred embodiment of the invention will now be described with reference to the accompanying drawings, in which: Figure 1 is a schematic diagram of the known flip-chip solder bonding process; Figure 2 is a schematic view illustrating how a solder bump preforms a self-aligning procedure during the formation of the solder bond; Figure 3 is a view of a solder bond showing the various forces acting on a solder bump at the bonding temperature; Figure 4 illustrates a method by which the height of a solder bond is controlled; Figure 5 is a plan view of surfaces of first and second components to be bonded together having alignment marks formed thereon as vernier scales, in accordance with the invention; Figure 6 shows a cross-sectional view of the vernier scale in a completed solder bond; and, Figure 7 is a plan view of a component substrate surface having an array of solder pads formed thereon and four vernier scales in accordance with the invention.
Referring now to Figures 5, 6 and 7 which illustrate a preferred embodiment of the invention, Figure 5 shows part of a substrate 2 of a first component of a flip-chip solder bonded assembly (comprising an integrated circuit) and a part 4 of a surface of the substrate forming the other component of the flip-chip solder bonded assembly. The parts shown illustrate the vernier scales according to the invention, substrate 2 having two vernier scales 6, 8, scale 8 having a centre mark 10 formed as a metallised bar 12 micrometers in width and 120 micrometers in length. The ends of the bar are pointed as at 12. The remaining bars 14 are also 12 micrometers in width but are shorter, being 50 micrometers long and are spaced apart from one another by distance of 40 micrometers.Each bar has a solder bump formed at one end of the bar as at 16, the solder bumps being in staggered relationship to one another so that solder bumps of the adjacent bars do not interfere with one another. The solder bumps are approximately 24 micrometers square. Scale 6 is spaced from scale 8 by a distance of 84 micrometers and comprises a series of bars 20 similar to bars 14 in every respect. The bars 20 are positioned relatively to bars 8 such that each bar 20 falls midway between two bars 8 in the direction of the scales.
Substrate surface 4 possesses a vernier scale 18 having a centre bar 22 and side bars 24. Bar 22 is 12 micrometers in width and 100 micrometers in length, bars 24 are 12 micrometers in width and 48 micrometers in length and bars are spaced from one another by a distance of approximately 42 micrometers which is slightly larger than the 40 micrometers spacing of rows 6, 8. Bars 22, 24 are similarly formed with pointed ends and have solder pads 26 formed thereon in staggered relationship.
Figure 7 shows a plan view of the two components of the solder bond assembly positioned in face-to-face relationship as comprising a silicon substrate 30 and an integrated circuit 32. Conduction lines 34 are provided on the silicon substrate surface to metallisation solder pads 36 which receive solder bumps 38 to form the solder bump bonding array. The vernier scales are shown in Figure 5 are positioned on each side of the solder bump array as at 40.
Thus in an assembled solder bond, the scale 18 of surface 4 is positioned midway between scales 6 and 8 of surface 2. Assuming the substrate 30 and integrated circuit 32 to be opaque to visible light an X-ray inspection method will reveal the solder bumps 26, 16.
A visual inspection technique will enable the viewer to determine which solder bumps are in alignment in the direction of the scales and thereby determine from the distance of such aligned solder bumps from the centre point of the scales, the extent to which the components of the solder bond are out of alignment. The situation is shown in Figure 6 wherein the vernier scales are shown in crosssection as relatively small bumps of solder 16, 26 attached to surfaces 2, 4 and with relatively large solder bumps 38 separating the two surfaces and bonding surfaces together to the metallisation pads 36. It has been determined that the ratio of the solder bump area to the metallisation pad area for the vernier scale is 1 to 1 whereas the bumps for the solder connection should be in the ratio 4 to 1.This results in a height of bond of about 35.5 microns whereas the calculated height of the vernier bumps is between 10 and 15 microns.
Thus the vernier structure illustrated in Figures 5, 6 and 7 comprises a series of aligned bars defined on each of the two components of the hybrid device in a region away from the solder bump array. These bars have slightly different spacings on the two components, say S1 and 52 (S1 > S2). The bars are defined in the solder wettable metallisation in the same lithographic and deposition sequence that defines the solder wettable pads for the solder bumps, and are thus precisely aligned with respect to these pads on each component. Solder is provided, then control of the solder application area must be exercised so that the total height of the soldered bars on the two components after solder reflow is less than the separation of the two components as defined by the main solder bump array (see Figures 5, 6 and 7).A number of such vernier structures may be located around the hybrid structure to provide alignment data in more than one axis (Figure 7).
After flip chip solder bonding, the alignment of the two components may then be determined by visual examination of the vernier structure, defined in the solderable metal, if the sample is transparent to the optical microscopy method employed (visible or infra-red), or, by X-ray radiography for non-transparent samples. In this latter case, a soldered vernier structure is employed, the solder providing good X-ray contrast. Real time, high resolution X-ray radiography equipment may be employed for rapid, in-line production monitoring of alignment by this method. Any misalignment of the two components results in the bars on the two halves of the vernier coinciding at a point away from the central bar of the vernier. The actual misalignment of components is given by n(S1 -S2) if the two halves of the vernier coincide at the 'n'th bar from the centre. The effective magnification of the vernier is S1/(S1-S2), and the resolution is S,-S2. In the example illustrated, the vernier bars are 12pm in width, the main pitch of the vernier bars is 401lm and the vernier can be used to read to a resolution of 2pom, a resolution sufficient for many applications. The range of the vernier illustrated is +400pm and the whole structure occupies an area of only 240 x 840;lem.

Claims (10)

1. A flip-chip solder bonding arrangement comprising first and second components each comprising a substrate having on one surface an array of solderable pads, selected pads having solder bumps deposited thereon, and each surface having a plurality of alignment marks formed thereon whereby when the components are positioned face to face, the arrays register with one another to enable a solder bond to be formed and the respective pluralities of alignment marks may be inspected to assess their relative positions in order to determine the accuracy of the solder bond.
2. An arrangement as claimed in claim 1 wherein the solderable pads and the alignment marks on each surface are formed during the same processing stage as metallised regions.
3. An arrangement as claimed in claim 2 wherein solder bumps are applied to the metallised regions forming the alignment marks.
4. An arrangement as claimed in any preceding claim wherein each plurality of alignment marks is formed as a row of marks spaced by a predetermined distance from one another.
5. An arrangement as claimed in claim 4 wherein each mark is formed as a bar extending laterally of the direction of the row of marks.
6. An arrangement as claimed in claim 5 wherein solder bumps are formed on the ends of the bars in a staggered array so that adjacent bars have solder bumps formed at opposite bar ends.
7. An arrangement as claimed in any of claims 4 to 6 wherein the rows of marks form a vernier scale and which cooperate when the bond is formed so that the degree of inaccuracy in the relative positions of the substrates can be determined by noting the distances of the aligned marks of the series of marks from a reference position.
8. An arrangement as claimed in claim 9 wherein one substrate surface has two rows of marks parallel to one another and spaced by a predetermined distance, the marks of each row having a similar spacing but the marks of one row being located midway between the marks of the other row, and wherein the other substrate surface has a further row of marks having a different spacing from said similar spacing, the further row of marks being positioned between the said two rows of marks when the bond is formed in order to define vernier scales with each of said two rows of marks.
9. An arrangement as claimed in claim 7 or 8 wherein a said vernier scale is formed along each side edge of a substrate surface.
10. A flip-chip solder bonding arrangement substantially as described with reference to the accompanying drawings.
GB8811529A 1988-03-16 1988-05-16 Aligning the components of flip chip bonded devices Expired GB2215912B (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US07/435,477 US5022580A (en) 1988-03-16 1989-03-16 Vernier structure for flip chip bonded devices
EP89904099A EP0357769A1 (en) 1988-03-16 1989-03-16 Vernier structure for flip chip bonded devices
PCT/GB1989/000282 WO1989008926A1 (en) 1988-03-16 1989-03-16 Vernier structure for flip chip bonded devices
JP1503616A JP2660077B2 (en) 1988-03-16 1989-03-16 Vernier structure for flip-chip bonded equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB8806232A GB8806232D0 (en) 1988-03-16 1988-03-16 Vernier structure for flip chip bonded devices

Publications (3)

Publication Number Publication Date
GB8811529D0 GB8811529D0 (en) 1988-06-22
GB2215912A true GB2215912A (en) 1989-09-27
GB2215912B GB2215912B (en) 1992-02-12

Family

ID=10633527

Family Applications (2)

Application Number Title Priority Date Filing Date
GB8806232A Pending GB8806232D0 (en) 1988-03-16 1988-03-16 Vernier structure for flip chip bonded devices
GB8811529A Expired GB2215912B (en) 1988-03-16 1988-05-16 Aligning the components of flip chip bonded devices

Family Applications Before (1)

Application Number Title Priority Date Filing Date
GB8806232A Pending GB8806232D0 (en) 1988-03-16 1988-03-16 Vernier structure for flip chip bonded devices

Country Status (1)

Country Link
GB (2) GB8806232D0 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998026318A1 (en) * 1996-12-13 1998-06-18 Commissariat A L'energie Atomique Assembly of optical components optically aligned and method for making this assembly
WO2000013228A1 (en) * 1998-09-01 2000-03-09 Robert Bosch Gmbh Method for connecting electronic components to a substrate, and a method for checking such a connection
WO2003038896A2 (en) * 2001-10-30 2003-05-08 Qualcomm, Incorporated Ball grid array with x-ray alignment mark

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1273515A (en) * 1970-02-02 1972-05-10 Ncr Co Alignment device and method
GB2045523A (en) * 1979-03-12 1980-10-29 Perkin Elmer Corp Printing of micro-circuit wafers
GB2073950A (en) * 1980-04-11 1981-10-21 Western Electric Co Method and apparatus for mask/wafer alignment
EP0061536B1 (en) * 1980-12-29 1985-04-24 Fujitsu Limited Method of manufacturing a semiconductor device having improved alignment marks and alignment marks for said method
EP0126621B1 (en) * 1983-05-20 1990-08-29 Oki Electric Industry Company, Limited Alignment marks on semiconductor wafers and method of manufacturing the marks

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1273515A (en) * 1970-02-02 1972-05-10 Ncr Co Alignment device and method
GB2045523A (en) * 1979-03-12 1980-10-29 Perkin Elmer Corp Printing of micro-circuit wafers
GB2073950A (en) * 1980-04-11 1981-10-21 Western Electric Co Method and apparatus for mask/wafer alignment
EP0061536B1 (en) * 1980-12-29 1985-04-24 Fujitsu Limited Method of manufacturing a semiconductor device having improved alignment marks and alignment marks for said method
EP0126621B1 (en) * 1983-05-20 1990-08-29 Oki Electric Industry Company, Limited Alignment marks on semiconductor wafers and method of manufacturing the marks

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998026318A1 (en) * 1996-12-13 1998-06-18 Commissariat A L'energie Atomique Assembly of optical components optically aligned and method for making this assembly
FR2757276A1 (en) * 1996-12-13 1998-06-19 Commissariat Energie Atomique ASSEMBLY OF OPTICALLY ALIGNED OPTICAL COMPONENTS AND METHOD FOR MANUFACTURING THE ASSEMBLY
WO2000013228A1 (en) * 1998-09-01 2000-03-09 Robert Bosch Gmbh Method for connecting electronic components to a substrate, and a method for checking such a connection
US6678948B1 (en) 1998-09-01 2004-01-20 Robert Bosch Gmbh Method for connecting electronic components to a substrate, and a method for checking such a connection
WO2003038896A2 (en) * 2001-10-30 2003-05-08 Qualcomm, Incorporated Ball grid array with x-ray alignment mark
WO2003038896A3 (en) * 2001-10-30 2003-07-31 Qualcomm Inc Ball grid array with x-ray alignment mark
CN100375281C (en) * 2001-10-30 2008-03-12 高通股份有限公司 Ball grid array x-ray oreintation mark

Also Published As

Publication number Publication date
GB2215912B (en) 1992-02-12
GB8806232D0 (en) 1988-04-13
GB8811529D0 (en) 1988-06-22

Similar Documents

Publication Publication Date Title
US5022580A (en) Vernier structure for flip chip bonded devices
US6678948B1 (en) Method for connecting electronic components to a substrate, and a method for checking such a connection
US5483421A (en) IC chip attachment
DE69635227T2 (en) CONTACT SUPPORT FOR FITTING SUBSTRATES WITH SPRING CONTACTS
DE60109983T2 (en) Chip-form electronic components, pseudo-wafers therefor, and methods of making same
DE19957326B4 (en) Process for producing contact structures
KR100894129B1 (en) Display panel having marks for visual inspection and manufacturing method therefor
DE112011104658B4 (en) Method for testing a substrate
DE102007031966A1 (en) Structure of an image sensor module and manufacturing method for a wafer level package
US20210012499A1 (en) Methods and Systems for Detecting Defects in Devices Using X-rays
US6522719B2 (en) Method and apparatus for measuring a bump on a substrate
GB2215912A (en) Aligning the components of flip-chip bonded devices
DE10150507A1 (en) Connection method and connection structure of pad electrodes and test methods for the connection state thereof
DE112016003614B4 (en) Bond pads with different sized openings
DE19801247A1 (en) Device for the precise alignment of semi-conductor chips having controlled collapse connection pads onto a substrate
JP7248493B2 (en) Substrate with built-in components and its manufacturing method
KR100306639B1 (en) Flip-chip bonding parts, flip-chip bonding confirmation parts and a flip-chip bonding method
JPH0951017A (en) Semiconductor module
Asgari Semiconductor backend flip chip processing, inspection requirements and challenges
JP3306505B2 (en) Flip-chip connection alignment accuracy evaluation method
JP2000241452A (en) Manufacture for probing card
KR100894179B1 (en) Substrate strip
Xue et al. Inspection/Metrology Evaluation of Fine Pitch Test Vehicles for Advanced Packages
EP1881753B1 (en) Determination of the orientation of a camera relative to a reference plane
US20240103071A1 (en) Alignment chip for probe card, probe card and probe card repair method

Legal Events

Date Code Title Description
732 Registration of transactions, instruments or events in the register (sect. 32/1977)
732E Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977)
PCNP Patent ceased through non-payment of renewal fee

Effective date: 20040516