GB2206267A - Correlator for synchronisation detection - Google Patents
Correlator for synchronisation detection Download PDFInfo
- Publication number
- GB2206267A GB2206267A GB08714760A GB8714760A GB2206267A GB 2206267 A GB2206267 A GB 2206267A GB 08714760 A GB08714760 A GB 08714760A GB 8714760 A GB8714760 A GB 8714760A GB 2206267 A GB2206267 A GB 2206267A
- Authority
- GB
- United Kingdom
- Prior art keywords
- correlator
- correlators
- short
- synchronisation
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/15—Correlation function computation including computation of convolution operations
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
- H04L7/042—Detectors therefor, e.g. correlators, state machines
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Computational Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Data Mining & Analysis (AREA)
- Algebra (AREA)
- Databases & Information Systems (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The correlator is made up of a plurality of short correlators 20, each of which provides correlation of a reference synchronisation sequence, in one of a plurality of sampling phases, of an incoming sync word. To determine the optimum sampling phase, both the total correlation score C must exceed a given threshold from 32, and at least one of the short correlators must yield a correlation hit, D. <IMAGE>
Description
NOVEL CORRELATOR FOR SYNCHRONISATION DETECTION.
Synchronisation is employed, for example, in synchronous data transmission, to identify a signal and to resolve bit and frame timing.
Synchronisation is commonly based upon the transmission of an n bit sync word. A correlator will operate upon the incoming received demodulated output, sampled at ILL times per bit. This will resolve bit timing to within + 1!2# bits thereby maximising the overall demodulation performance. When the correlation exceeds a given threshold, the sync word will be deemed to be present. It is possible to perform the correlation in two different ways as follows:a) Over-sample the incoming received data in a bit ratio of m:l. This will produce a stream of data bits of length ILX m in which, nominally, all bits in each group of m bits are
the same.This is correlated against a (nominally)
identical L X aL bit sequence in which, again, each of the
bits of the original IL bit sequence is replicated m times.
This will produce a correlation peak which is triangular
about the nominal ideal sampling position and which is
approximately + 1 bit wide. The normal approach for the
design of a long correlator where the total length m X It is greater than the length of any specific hardware
correlator device available, is to string the correlators
together such that each handles (n X iiL) & bits where k is
the total number of correlators used. The correlation
sequence is divided between the correlators in sequence
such that correlator 1 holds bits 1 to (n X IlL)/k#, correlator 2, bits (11 X m)lr+l to 2( X m)/k etc.The scores of the 1 correlators are added to provide the total correlation score.
Figure 1 shows a typical long correlator. Four 64 bit correlators 10 are clocked at 64 kllz by a clock 12 at four times the incoming bit rate of 16 K Baud. A reference source 13 provides an p X m bit sequence identical to the sync word. Thus, if there are IL bits in the synchronisation word, each bit is sampled m. (four) times.
As in this case, 1 is equal to four, the correlator is effectively a 256 bit correlator. The correlation score from each of the correlators 10 is summed in a four-input adder 14. The maximum output of the adder 14 is stored in a store 16 and this maximum is compared to the instantaneous value of the output of the adder 14 in a comparator 18 to give a "sync found" output. This approach is useful in that it readily emphasises the position of the optimum sampling point, both at low and high error rates. However, since the data is sampled arbitrarily, it is possible for a sampling error of up to +1/2m bits to arise. When this occurs, the correlation peak (in the absence of errors) is reduced to (2m-1)/2m of its maximum value.In order to accommodate this condition in poor error conditions, it would be necessary to reduce the threshold below that which would otherwise be necessary. This could seriously degrade the false alarm performance.
b) The second manner of determining correlation uses L separate IL bit correlators, each containing the nominal a bit sync word sequence. The incoming data is sampled m time
per bit and commutates the samples to each of the m.
correlators in turn. For each of the correlators, the
peak will be 1 bit wide. A timing error of +1/2m. bits will
not of itself reduce the correlation peak although non
optimum sampling of the demodulated signal will
degrade the error performance of the link somewhat, thus
reducing the correlation peak indirectly. Thus, this
approach provides better sensitivity. However, at high
signal-to-noise ratios at least -1 correlators will provide
an identical correlation peak and resolution of the ideal
sampling phase will not be possible. It is quite possible
that the error performance could degrade after reception
of the sync word so optimum sampling is still a
requirement even in this condition.
It is an object of the present invention to provide a method of
and apparatus for synchronisation determination wherein the
aforesaid disadvantages are minimised or overcome.
According to the present invention, there is provided a
synchronisation correlator comprising m short correlators, each
arranged to provide an output if its correlation threshold is
exceeded, and a single n X E correlator to determine the optimum
sampling phase. This would appear to require a complex circuit to
achieve. This invention also provides a method of synchronisation
correlation whereby the aforesaid combined approach can be implemented without significant increase in complexity. It is actually possible to implement the synchronisation correlation with barely more complexity than a single long correlator circuit alone.
The invention will be described further, by way of example, with reference to Figure 2 of the accompanying drawings which shows, in block form, an improved correlator according to the present invention.
In our alternative approach, the correlators are used such that each handles successive bits of the original sync sequence rather than of the over-sampled sequence. This is applicable only where possible values of k are integer multiples of m (this is commonly the case and often B=m). Thus considering the over sampled sync word, correlators 1 to #m will handle bits 1,m+1,2m+1,3m+1......, (n-1)m+1,, correlators k/m+1 to 2k/m will handles bits 2.m+2,2m+2,3m +2....,(Q- l)m+2 and so on to correlators k-k/m+1 to k which will handle bits zL,2E,3s,41p...,n X m. The scores of the k correlators are added together as for the other approach. However, in this approach, each set of k/m correlators provides the score to permit the short correlator results of 'b' above also to be obtained.
Our example is base upon n=64 and m=4 and k=4. Figure 2 shows an implementation of a combined correlator. In this implementation, each correlator 20 handles all 64 bits of the sync sequence from the incoming signal and also from the reference source 13 but the four correlators 20, are used so that each handles only one phase of a clock 21. For a long correlator, the sum of correlator outputs is applied an adder 22 but the individual correlators also provide threshold detection outputs 24, which are used via OR gate 26 and AND gate 28, to gate the output of the long correlator from a comparator 30, which operates with a lower effective threshold.
As in the prior art (figure 1), a threshold store 32 is provided which stores the up-dated maximum output of the adder 22 and has a search threshold reference input. It will be seen that the additional complexity of the correlator of the invention is minimal; the use of a k phase clock, an OR gate and an AND gate, but the disadvantages of both types of prior art correlator are avoided whilst the advantages of both types are kept.
The invention is not confined to the precise details of the foregoing example and variations may be made thereto.
Claims (6)
1. A synchronisation correlator for determining synchronisation of an n. bit sync word comprising m short correlators each arranged to provide an output if its correlation threshold is exceeded, and a single n X m correlator to determine the optimum sampling phase.
2. A correlator as claimed in claim 1 wherein the m short correlators are each arranged to compare successive bits of an incoming sync word with corresponding bits of a reference sync word.
3. A correlator as claimed in claim 2 further including clock means having m phase output signals each short correlator being driven by a respective clock phase.
4. A correlator as claimed in claim 1, 2 or 3 wherein each short correlator provides a "score' output, the score outputs being summed in an adder and compared in a comparator with a threshold score obtained from a store.
5. A correlator as claimed in claim 4 wherein each short correlator provides a threshold detection output which outputs are
OR-red and thereafter AND-ed with the output of the comparator.
6. A synchronisation correlator substantially as heleinbefore described with reference to and as illustrated in Figure 2 of the accompanying drawings.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB8714760A GB2206267B (en) | 1987-06-24 | 1987-06-24 | Novel correlator for synchronisation detection |
CA000570032A CA1290853C (en) | 1987-06-24 | 1988-06-21 | Correlator for synchronisation detection |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB8714760A GB2206267B (en) | 1987-06-24 | 1987-06-24 | Novel correlator for synchronisation detection |
Publications (3)
Publication Number | Publication Date |
---|---|
GB8714760D0 GB8714760D0 (en) | 1987-07-29 |
GB2206267A true GB2206267A (en) | 1988-12-29 |
GB2206267B GB2206267B (en) | 1991-09-25 |
Family
ID=10619458
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB8714760A Expired - Fee Related GB2206267B (en) | 1987-06-24 | 1987-06-24 | Novel correlator for synchronisation detection |
Country Status (2)
Country | Link |
---|---|
CA (1) | CA1290853C (en) |
GB (1) | GB2206267B (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5090028A (en) * | 1989-07-28 | 1992-02-18 | U.S. Philips Corporation | Method of and apparatus for synchronization by means of correlation |
EP0604811A2 (en) * | 1992-12-30 | 1994-07-06 | Alcatel N.V. | Method and device for data recovery in burst mode communication systems |
WO1999017494A1 (en) * | 1997-09-30 | 1999-04-08 | Daimlerchrysler Ag | Method for frame-synchronising a receive signal |
EP0782295A3 (en) * | 1995-12-30 | 1999-08-25 | Matsushita Electric Industrial Co., Ltd. | Device for symbol synchronisation in digital communications |
EP1049286A2 (en) * | 1999-04-28 | 2000-11-02 | Texas Instruments Incorporated | Multiple sampling frame synchronization |
WO2001045315A1 (en) * | 1999-12-17 | 2001-06-21 | Telefonaktiebolaget Lm Ericsson (Publ) | Symbol sampling time determination of a hard decision radio receiver |
EP1139624A2 (en) * | 2000-02-16 | 2001-10-04 | Thomson Licensing S.A. | Sampling offset correction in an orthogonal frequency division multiplexing system |
WO2002065689A2 (en) * | 2001-02-15 | 2002-08-22 | Infineon Technologies Ag | Unit for determining the sampling phase |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2129257A (en) * | 1982-10-30 | 1984-05-10 | Nec Corp | Method and circuit for detecting a training signal |
GB2182828A (en) * | 1985-11-07 | 1987-05-20 | Motorola Inc | Asynchronous/synchronous data receiver circuit |
-
1987
- 1987-06-24 GB GB8714760A patent/GB2206267B/en not_active Expired - Fee Related
-
1988
- 1988-06-21 CA CA000570032A patent/CA1290853C/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2129257A (en) * | 1982-10-30 | 1984-05-10 | Nec Corp | Method and circuit for detecting a training signal |
GB2182828A (en) * | 1985-11-07 | 1987-05-20 | Motorola Inc | Asynchronous/synchronous data receiver circuit |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5090028A (en) * | 1989-07-28 | 1992-02-18 | U.S. Philips Corporation | Method of and apparatus for synchronization by means of correlation |
EP0604811A2 (en) * | 1992-12-30 | 1994-07-06 | Alcatel N.V. | Method and device for data recovery in burst mode communication systems |
EP0604811A3 (en) * | 1992-12-30 | 1997-02-12 | Alcatel Nv | Method and device for data recovery in burst mode communication systems. |
CN1081860C (en) * | 1995-12-30 | 2002-03-27 | 松下电器产业株式会社 | Synchronization device for digital communications |
EP0782295A3 (en) * | 1995-12-30 | 1999-08-25 | Matsushita Electric Industrial Co., Ltd. | Device for symbol synchronisation in digital communications |
WO1999017494A1 (en) * | 1997-09-30 | 1999-04-08 | Daimlerchrysler Ag | Method for frame-synchronising a receive signal |
EP1049286A2 (en) * | 1999-04-28 | 2000-11-02 | Texas Instruments Incorporated | Multiple sampling frame synchronization |
EP1049286A3 (en) * | 1999-04-28 | 2004-06-30 | Texas Instruments Incorporated | Multiple sampling frame synchronization |
WO2001045315A1 (en) * | 1999-12-17 | 2001-06-21 | Telefonaktiebolaget Lm Ericsson (Publ) | Symbol sampling time determination of a hard decision radio receiver |
US6587500B1 (en) | 1999-12-17 | 2003-07-01 | Telefonaktiebolaget Lm Ericsson (Publ) | Symbol sampling time settlement of a hard decision radio receiver |
EP1139624A2 (en) * | 2000-02-16 | 2001-10-04 | Thomson Licensing S.A. | Sampling offset correction in an orthogonal frequency division multiplexing system |
EP1139624A3 (en) * | 2000-02-16 | 2004-06-16 | Thomson Licensing S.A. | Sampling offset correction in an orthogonal frequency division multiplexing system |
EP1892912A1 (en) * | 2000-02-16 | 2008-02-27 | Thomson Licensing S.A. | Sampling offset correction in an orthogonal frequency division multiplexing system |
WO2002065689A2 (en) * | 2001-02-15 | 2002-08-22 | Infineon Technologies Ag | Unit for determining the sampling phase |
WO2002065689A3 (en) * | 2001-02-15 | 2003-07-03 | Infineon Technologies Ag | Unit for determining the sampling phase |
US7274763B2 (en) | 2001-02-15 | 2007-09-25 | Infineon Technologies Ag | Unit for determining the sampling phase |
Also Published As
Publication number | Publication date |
---|---|
CA1290853C (en) | 1991-10-15 |
GB2206267B (en) | 1991-09-25 |
GB8714760D0 (en) | 1987-07-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5093841A (en) | Clock acquisition in a spread spectrum system | |
CA2096432C (en) | Maximum search circuit | |
KR100450838B1 (en) | Symbol-matched filter having a low silicon and power requirement | |
CA1240797A (en) | Data detector using probabilistic information in received signals | |
US4964138A (en) | Differential correlator for spread spectrum communication system | |
US5379323A (en) | DQPSK delay detection circuit | |
US5479451A (en) | Method and device for data recovery in burst mode communication system | |
GB2206267A (en) | Correlator for synchronisation detection | |
US5495509A (en) | High processing gain acquisition and demodulation apparatus | |
GB2361854A (en) | Detection of mutually orthogonal codewords, with intersymbol interference and imperfect timing | |
JPS62173832A (en) | Method for synchronizing and detecting wave flux and subsystem for wave flux communication system | |
CA2077269A1 (en) | Time synchronization of a receiver in a digital radio telephone system | |
JP2002501713A (en) | A method for combining preamble detection and information transmission for burst-type digital communication systems. | |
US6438187B1 (en) | Phase processor for data pattern correlator | |
WO1997045980A1 (en) | Method and apparatus for synchronizing frames within a continuous stream of digital data | |
JP3145642B2 (en) | 2-phase / 4-phase modulation spectrum comb-shaped spread communication system | |
EP0044402B1 (en) | Synchronization system for digital data | |
US6130906A (en) | Parallel code matched filter | |
JP4271858B2 (en) | Method and apparatus for accurate synchronization using symbol decision feedback | |
CA1262939A (en) | Method of and apparatus for detecting minimum bit number of received data | |
JP2001168929A (en) | Retrieval of optimum sampling point of time in tdma packet transmission system | |
JPH07336347A (en) | Frame synchronization detection circuit | |
JPH10117189A (en) | Detector for mpeg-2 transport stream packet and its method | |
US7023906B2 (en) | Receiver and receiving method in spread spectrum communication system | |
JPH05244144A (en) | Timing extracting method and burst signal processing circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
732 | Registration of transactions, instruments or events in the register (sect. 32/1977) | ||
PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 19940624 |