GB2189084A - Integrated circuit packaging - Google Patents

Integrated circuit packaging Download PDF

Info

Publication number
GB2189084A
GB2189084A GB8608696A GB8608696A GB2189084A GB 2189084 A GB2189084 A GB 2189084A GB 8608696 A GB8608696 A GB 8608696A GB 8608696 A GB8608696 A GB 8608696A GB 2189084 A GB2189084 A GB 2189084A
Authority
GB
United Kingdom
Prior art keywords
package assembly
openings
integrated circuits
patterns
assembly
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB8608696A
Other versions
GB8608696D0 (en
GB2189084B (en
Inventor
John Michael Young
Graeme Kenneth Barker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STC PLC
Original Assignee
STC PLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STC PLC filed Critical STC PLC
Priority to GB8608696A priority Critical patent/GB2189084B/en
Publication of GB8608696D0 publication Critical patent/GB8608696D0/en
Publication of GB2189084A publication Critical patent/GB2189084A/en
Application granted granted Critical
Publication of GB2189084B publication Critical patent/GB2189084B/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203—Cooling of mounted components
    • H05K1/021—Components thermally connected to metal substrates or heat-sinks by insert mounting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5383—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
    • H05K1/0298—Multilayer circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09536—Buried plated through-holes, i.e. plated through-holes formed in a core before lamination
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04—Soldering or other types of metallurgic bonding
    • H05K2203/049—Wire bonding
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0058—Laminating printed circuit boards onto other substrates, e.g. metallic substrates
    • H05K3/0061—Laminating printed circuit boards onto other substrates, e.g. metallic substrates onto a metallic substrate, e.g. a heat sink
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4623—Manufacturing multilayer circuits by laminating two or more circuit boards the circuit boards having internal via connections between two or more circuit layers before lamination, e.g. double-sided circuit boards

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

A package assembly for a plurality of integrated circuits, e.g. GaAs circuits, comprises a multilayer circuit board (11) having openings (17) for receiving the circuit chips (18). The circuits are connected to an upper metallisation level (16a), interconnections being provided by one or more lower levels (16b). Connections between levels are effected via plated through holes passing through openings in intervening ground planes (15). <IMAGE>

Description

SPECIFICATION Integrated circuit packaging This invention relates to a package assembly for integrated circuits and to a method of fabricating the assembly.
Small and medium scale gallium arsenide integrated circuits are now available which are capable of operation into the gigahertz frequency range. The packaging of these devices, however, remains a problem. In the gigahertz region signal wavelengths become comparable with package dimensions, and reflections from impedance discontinuities, bond wires and package capacitances degrade performances. Also every individual chip has to incorporate an output buffer to drive the package capacitances and the long transmission lines to the next packaged chip. This buffer circuit can be very wasteful of power and increases the overall chip size. Certain microwave packages for discrete devices have been developed, but the only existing packages for multipin devices are those for silicon chips.No consideration has been given to the characteristic impedance of the connection through these packages and the pad capacitances tend to be too high for circuits operating above about 1 GHz.
The object of the present invention is to minimise or to overcome this disadvantage.
According to one aspect of the invention there is provided a package assembly incorporating a plurality of integrated circuits, the assembly including a multilayer circuit board having openings each for receiving an integrated circuit, a plurality of metallisation levels, and ground planes one for each said level, wherein interconnections between said levels are provided via openings in the ground planes.
According to another aspect of the invention there is provided a method of fabricating a package assembly for a plurality of integrated circuits, the method including providing a stack of insulating laminer layers each having a ground plane on one surface and a metallisation pattern providing interconnections between the metallisation patterns of the stack via openings in the ground plane between the patterns, providing openings in the assembly each for receiving an integrated circuit, and providing contacts between the circuits and one or more said metallisation patterns.
An embodiment of the invention will now be described with reference to the accompanying drawings in which: Fig. 1 is a schematic cross-sectional view of the circuit package assembly, and Figs. 2 to 4 illustrate successive stages in the manufacture of the assembly of Fig. 1.
Referring to Fig. 1, the package assembly comprises a multilayer circuit board 11 mounted e.g. on a ceramic flat pack or heat sink 12 and including a plurality of stacked insulator levels 13 provided with an adhesive layer 14 therebetween.
Each insulator level has a conductive ground plane 1 5a, 1 5b on its lower surface and a metallisation, e.g. copper, pattern 16a, 16b, disposed on its upper surface. The adhesive 14 provides electrical isolation between the metallisation 16b and the adjacent ground plane 1 5a. Openings 17 are provided in the stack each for receiving an integrated circuit chip 18.
If the chips are fixed to the underlying heat sink by epoxy materials, the whole system will be repairable in that individual chips may be removed and replaced. Repairability is advantageous in view of the value of the individual chips that will be used in such a module.
Contact between the multilayer package, chip and ceramic flat pack may be effected by short gold wire bonds 19. Bonds to the chip are made on the top level tracks 16a which provide a microstrip transmission medium. Connection to the second level buried tracks is by through-hole plates via holes 20, which run through a clearance hole 21 in the microstrip groundplane 1 5a. The second level tracks provide a stripline transmission medium, together with the upper groundplane 15a the lower groundplane 1 5b and the dielectric layers. The microstrip and the stripline dielectric material may be polyimide (r = 3.5) which is bonded to the copper tracks and groundplanes using the adhesive 14.Due to the small thickness of the dielectrics required the adhesive thickness is approximately equal to that of the dielectric 13 but its dielectric constant is of similar magnitude, so the total dielectric thickness is that of the polyimide and the adhesive. The thickness of the layers 13 and 14 will of course depend on the number of layers and on the chip dimensions. Typically the layers 13 and 14 are between 20 and 30 microns thick.
Via holes are opened through the dielectric using a laser. At the point where the chip will be placed a large via hole is opened right through the multilayer package so that the chip may be bonded to a good ground and heatsink.
The metallisation track width may be approximately 100 microns which corresponds to the size of bondpads on GaAs chips. With this track width the impedance of lines achieved is approximately 50 ohms, but as the maximum length of interconnect at frequencies in the low gigahertz region is much less than A/8 the impedance of the track is not of overriding importance. Overall multilayer substrate size is typically Smm x Smm which allows the assembly to be bonded into a ceramic multipin flat-pack.
Referring now to Figs. 2 to 4, a sequence of process steps for manufacturing the multilayer assembly will be described below. The starting substrate is a laminate of copper/adhesive/ polyimide/adhesive and copper to which more layers of dielectric and copper will be added during the process.
1. Print and etch both sides of board 20 using a mask to provide alignment marks 21 for following steps (Fig. 2).
2. Print and etch lower side with 'window 22 in buried groundplane' mask.
3. Print and etch lower side with 'chip well' mask to define window 23.
4. Bond another layer 31 of adhesive/polyimide/ adhesive and copper to the lower surface of the treated board (Fig. 4).
5. Print and etch both sides of the assembly with 'top level/buried track window' mask.
6. Using laser, generate via holes 32 at window position.
7. Print and etch new lower surface with 'chip well' mask to define window 33 in register with window 23.
8. Electroless copper plate thin layer 34 over whole board to metallize through via holes.
9. Print and selectively plate copper with buried tracks mask and etch.
10. Repeat step 4 but apply first level of adhesive in double thickness to compensate for track depth (Fig. 4).
11. Print and etch top side with 'top level via' and lower side with 'bottom level groundplane via' mask.
12. Repeat step 6.
13. Print and etch both sides with 'chip well' mask.
14. Open chip well holes 40.
15. Repeat step 8.
16. Print and plate copper/gold with 'top level track' mask, and finish with copper etch.
The process described provides multilayer interconnect packages capable of accepting GaAs chips. The process is capable of expansion to incorporate larger numbers of chips on increasing numbers of layers whilst remaining adapted to mass production techniques.
The technique may be used in a wide range of applications, but it is of particular advantage for use in high frequency transmission systems.

Claims (10)

1. A package assembly incorporating a plurality of integrated circuits, the assembly including a multilayer circuit board having openings each for receiving an integrated circuit, a plurality of metallisation levels, and ground planes one for each said level, wherein interconnections between said levels are provided via openings in the ground planes.
2. A package assembly incorporating a plurality of integrated circuits, the assembly including a housing, a multilayer circuit board comprising a stack of metallised insulating layers and supported on said housing and having a plurality of openings in each of which an integrated circuit chip is located, a first conductor pattern disposed on the surface of the circuit board and to which the integrated circuits are connected, a second conductor pattern, a first ground plane associated with the first conductor pattern, one or more further conductor patterns disposed below the first conductor pattern and ground plane, and further ground planes are associated with each said further pattern, wherein interconnections are provided between the conductor patterns via corresponding openings in the ground planes between those patterns.
3. A package assembly as claimed in claim 2, wherein at least some of the insulating layers comprise a polyimide.
4. A package assembly as claimed in claim 3, wherein at least one said insulating layer comprises an adhesive.
5. A package assembly as claimed in claim 2, 3 or 4, wherein the insulating layers are from 20 to 30 microns in thickness.
6. A package assembly as claimed in any one of the preceding claims, wherein the integrated circuits are gallium arsenide integrated circuits.
7. An integrated circuit package assembly substantially as described herein with reference to and as shown in the accompanying drawings.
8. A high frequency transmission system incorporating circuit package assemblies as claimed in any one of claims 1 to 7.
9. A method of fabricating a package assembly for a plurality of integrated circuits, the method including providing a stack of insulating laminer layers each having a ground plane on one surface and a metallisation pattern providing interconnections between the metallisation patterns of the stack via openings in the ground plane between the patterns, providing openings in the assembly each for receiving an integrated circuit, and providing contacts between the circuits and one or more said metallisation patterns.
10. A method of fabricating a circuit package assembly substantially as described herein with reference to and as shown in Figs. 2 to 4 of the accompanying drawings.
GB8608696A 1986-04-10 1986-04-10 Integrated circuit package Expired GB2189084B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB8608696A GB2189084B (en) 1986-04-10 1986-04-10 Integrated circuit package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB8608696A GB2189084B (en) 1986-04-10 1986-04-10 Integrated circuit package

Publications (3)

Publication Number Publication Date
GB8608696D0 GB8608696D0 (en) 1986-05-14
GB2189084A true GB2189084A (en) 1987-10-14
GB2189084B GB2189084B (en) 1989-11-22

Family

ID=10595956

Family Applications (1)

Application Number Title Priority Date Filing Date
GB8608696A Expired GB2189084B (en) 1986-04-10 1986-04-10 Integrated circuit package

Country Status (1)

Country Link
GB (1) GB2189084B (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4006063A1 (en) * 1989-05-01 1990-11-08 Ibiden Co Ltd METHOD FOR PRODUCING A CIRCUIT BOARD FOR ELECTRONIC COMPONENTS
GB2240425A (en) * 1990-01-20 1991-07-31 Motorola Ltd Power circuit cooling apparatus
GB2253521A (en) * 1991-03-06 1992-09-09 Nokia Mobile Phones Ltd Mounting an electrical component or coaxial cable on a printed circuit board
DE4225154A1 (en) * 1992-07-30 1994-02-03 Meyerhoff Dieter Chip module
GB2285342A (en) * 1993-12-20 1995-07-05 Shen Ming Tung Integrated circuit arrangements
FR2739496A1 (en) * 1995-10-03 1997-04-04 Dassault Electronique Multi=layer hyperfrequency circuit with integrated active elements
EP0767496A1 (en) * 1995-10-03 1997-04-09 Dassault Electronique Multilayer high-frequency circuit with integrated active elements
GB2307598A (en) * 1995-11-24 1997-05-28 Varintelligent Mounting of integrated circuits in a printed circuit board
EP0795907A1 (en) * 1996-03-14 1997-09-17 Dassault Electronique Multilayer high-frequency circuit with integrated active elements
GB2325340A (en) * 1997-05-17 1998-11-18 Hyundai Electronics Ind Ball grid array package
EP1280392A1 (en) * 2001-07-26 2003-01-29 Siemens Information and Communication Networks S.p.A. Printed circuit board and relevant manufacturing method for the installation of microwave chips up to 80 Ghz

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1469085A (en) * 1974-08-19 1977-03-30 Ibm Semiconductor wafers
GB2130794A (en) * 1982-11-27 1984-06-06 Prutec Ltd Electrical circuit assembly
GB2132820A (en) * 1982-12-29 1984-07-11 Western Electric Co Integrated circuit chip package
GB2153144A (en) * 1984-01-13 1985-08-14 Standard Telephones Cables Ltd Circuit packaging

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1469085A (en) * 1974-08-19 1977-03-30 Ibm Semiconductor wafers
GB2130794A (en) * 1982-11-27 1984-06-06 Prutec Ltd Electrical circuit assembly
GB2132820A (en) * 1982-12-29 1984-07-11 Western Electric Co Integrated circuit chip package
GB2153144A (en) * 1984-01-13 1985-08-14 Standard Telephones Cables Ltd Circuit packaging

Cited By (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4006063A1 (en) * 1989-05-01 1990-11-08 Ibiden Co Ltd METHOD FOR PRODUCING A CIRCUIT BOARD FOR ELECTRONIC COMPONENTS
US5088008A (en) * 1989-05-01 1992-02-11 Ibiden Co., Ltd. Circuit board for mounting electronic components
GB2240425A (en) * 1990-01-20 1991-07-31 Motorola Ltd Power circuit cooling apparatus
GB2240425B (en) * 1990-01-20 1994-01-12 Motorola Ltd Radio transmitter power amplifier with cooling apparatus
GB2253521A (en) * 1991-03-06 1992-09-09 Nokia Mobile Phones Ltd Mounting an electrical component or coaxial cable on a printed circuit board
GB2253521B (en) * 1991-03-06 1994-11-23 Nokia Mobile Phones Ltd Printed circuit board
DE4225154A1 (en) * 1992-07-30 1994-02-03 Meyerhoff Dieter Chip module
GB2285342A (en) * 1993-12-20 1995-07-05 Shen Ming Tung Integrated circuit arrangements
FR2739496A1 (en) * 1995-10-03 1997-04-04 Dassault Electronique Multi=layer hyperfrequency circuit with integrated active elements
EP0767496A1 (en) * 1995-10-03 1997-04-09 Dassault Electronique Multilayer high-frequency circuit with integrated active elements
GB2307598A (en) * 1995-11-24 1997-05-28 Varintelligent Mounting of integrated circuits in a printed circuit board
US5923393A (en) * 1995-11-24 1999-07-13 Varintelligent (Bvi) Limited Liquid crystal display
GB2307598B (en) * 1995-11-24 2000-02-23 Varintelligent Combined printed circuit board and integrated circuit driver
EP0795907A1 (en) * 1996-03-14 1997-09-17 Dassault Electronique Multilayer high-frequency circuit with integrated active elements
GB2325340A (en) * 1997-05-17 1998-11-18 Hyundai Electronics Ind Ball grid array package
US6060778A (en) * 1997-05-17 2000-05-09 Hyundai Electronics Industries Co. Ltd. Ball grid array package
GB2325340B (en) * 1997-05-17 2002-09-11 Hyundai Electronics Ind Ball grid array package
CN100365804C (en) * 1997-05-17 2008-01-30 现代电子产业株式会社 Encapsulated integrated circuit component and its producing method
EP1280392A1 (en) * 2001-07-26 2003-01-29 Siemens Information and Communication Networks S.p.A. Printed circuit board and relevant manufacturing method for the installation of microwave chips up to 80 Ghz

Also Published As

Publication number Publication date
GB8608696D0 (en) 1986-05-14
GB2189084B (en) 1989-11-22

Similar Documents

Publication Publication Date Title
US4744007A (en) High density LSI package for logic circuits
US5049978A (en) Conductively enclosed hybrid integrated circuit assembly using a silicon substrate
EP0614220B1 (en) Multichip module and method of fabrication therefor
US5768108A (en) Multi-layer wiring structure
US5014115A (en) Coplanar waveguide semiconductor package
CA1143862A (en) High performance semiconductor package assembly
US4975761A (en) High performance plastic encapsulated package for integrated circuit die
US5475264A (en) Arrangement having multilevel wiring structure used for electronic component module
US8314482B2 (en) Semiconductor package device
US4751482A (en) Semiconductor integrated circuit device having a multi-layered wiring board for ultra high speed connection
US4926241A (en) Flip substrate for chip mount
US5039628A (en) Flip substrate for chip mount
US4774632A (en) Hybrid integrated circuit chip package
US5484959A (en) High density lead-on-package fabrication method and apparatus
US6930257B1 (en) Integrated circuit substrate having laminated laser-embedded circuit layers
US7852169B2 (en) High speed interconnection system having a dielectric system with polygonal arrays of holes therein
EP0622847A2 (en) Three dimensional package and architecture for high performance computer
EP0195520A1 (en) Coplanar microstrap waveguide
EP3574548B1 (en) Interconnect structure for electrical connecting a pair of microwave transmission lines formed on a pair of spaced structure members
JPH06350020A (en) Multichip integrated circuit module and its manufacture
JPH08213474A (en) Integrated circuit and manufacture
US5724727A (en) Method of forming electronic component
EP1085594B1 (en) High frequency circuit apparatus
GB2189084A (en) Integrated circuit packaging
US5376574A (en) Capped modular microwave integrated circuit and method of making same

Legal Events

Date Code Title Description
732 Registration of transactions, instruments or events in the register (sect. 32/1977)
732E Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977)
PCNP Patent ceased through non-payment of renewal fee

Effective date: 19930410