GB2189084A - Integrated circuit packaging - Google Patents

Integrated circuit packaging Download PDF

Info

Publication number
GB2189084A
GB2189084A GB8608696A GB8608696A GB2189084A GB 2189084 A GB2189084 A GB 2189084A GB 8608696 A GB8608696 A GB 8608696A GB 8608696 A GB8608696 A GB 8608696A GB 2189084 A GB2189084 A GB 2189084A
Authority
GB
Grant status
Application
Patent type
Prior art keywords
assembly
package
circuit
integrated
ground
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB8608696A
Other versions
GB2189084B (en )
GB8608696D0 (en )
Inventor
John Michael Young
Graeme Kenneth Barker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STC PLC
Original Assignee
STC PLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • H05K1/021Components thermally connected to metal substrates or heat-sinks by insert mounting
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5383Multilayer substrates
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0296Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
    • H05K1/0298Multilayer circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. IMC (insert mounted components)
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/095Conductive through-holes or vias
    • H05K2201/09536Buried plated through-holes, i.e. plated through-holes formed in a core before lamination
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04Soldering or other types of metallurgic bonding
    • H05K2203/049Wire bonding
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0058Laminating printed circuit boards onto other substrates, e.g. metallic substrates
    • H05K3/0061Laminating printed circuit boards onto other substrates, e.g. metallic substrates onto a metallic substrate, e.g. a heat sink
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4611Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4623Manufacturing multilayer circuits by laminating two or more circuit boards the circuit boards having internal via connections between two or more circuit layers before lamination, e.g. double-sided circuit boards

Abstract

A package assembly for a plurality of integrated circuits, e.g. GaAs circuits, comprises a multilayer circuit board (11) having openings (17) for receiving the circuit chips (18). The circuits are connected to an upper metallisation level (16a), interconnections being provided by one or more lower levels (16b). Connections between levels are effected via plated through holes passing through openings in intervening ground planes (15). <IMAGE>

Description

SPECIFICATION Integrated circuit packaging This invention relates to a package assembly for integrated circuits and to a method of fabricating the assembly.

Small and medium scale gallium arsenide integrated circuits are now available which are capable of operation into the gigahertz frequency range. The packaging of these devices, however, remains a problem. In the gigahertz region signal wavelengths become comparable with package dimensions, and reflections from impedance discontinuities, bond wires and package capacitances degrade performances. Also every individual chip has to incorporate an output buffer to drive the package capacitances and the long transmission lines to the next packaged chip. This buffer circuit can be very wasteful of power and increases the overall chip size. Certain microwave packages for discrete devices have been developed, but the only existing packages for multipin devices are those for silicon chips.No consideration has been given to the characteristic impedance of the connection through these packages and the pad capacitances tend to be too high for circuits operating above about 1 GHz.

The object of the present invention is to minimise or to overcome this disadvantage.

According to one aspect of the invention there is provided a package assembly incorporating a plurality of integrated circuits, the assembly including a multilayer circuit board having openings each for receiving an integrated circuit, a plurality of metallisation levels, and ground planes one for each said level, wherein interconnections between said levels are provided via openings in the ground planes.

According to another aspect of the invention there is provided a method of fabricating a package assembly for a plurality of integrated circuits, the method including providing a stack of insulating laminer layers each having a ground plane on one surface and a metallisation pattern providing interconnections between the metallisation patterns of the stack via openings in the ground plane between the patterns, providing openings in the assembly each for receiving an integrated circuit, and providing contacts between the circuits and one or more said metallisation patterns.

An embodiment of the invention will now be described with reference to the accompanying drawings in which: Fig. 1 is a schematic cross-sectional view of the circuit package assembly, and Figs. 2 to 4 illustrate successive stages in the manufacture of the assembly of Fig. 1.

Referring to Fig. 1, the package assembly comprises a multilayer circuit board 11 mounted e.g. on a ceramic flat pack or heat sink 12 and including a plurality of stacked insulator levels 13 provided with an adhesive layer 14 therebetween.

Each insulator level has a conductive ground plane 1 5a, 1 5b on its lower surface and a metallisation, e.g. copper, pattern 16a, 16b, disposed on its upper surface. The adhesive 14 provides electrical isolation between the metallisation 16b and the adjacent ground plane 1 5a. Openings 17 are provided in the stack each for receiving an integrated circuit chip 18.

If the chips are fixed to the underlying heat sink by epoxy materials, the whole system will be repairable in that individual chips may be removed and replaced. Repairability is advantageous in view of the value of the individual chips that will be used in such a module.

Contact between the multilayer package, chip and ceramic flat pack may be effected by short gold wire bonds 19. Bonds to the chip are made on the top level tracks 16a which provide a microstrip transmission medium. Connection to the second level buried tracks is by through-hole plates via holes 20, which run through a clearance hole 21 in the microstrip groundplane 1 5a. The second level tracks provide a stripline transmission medium, together with the upper groundplane 15a the lower groundplane 1 5b and the dielectric layers. The microstrip and the stripline dielectric material may be polyimide (r = 3.5) which is bonded to the copper tracks and groundplanes using the adhesive 14.Due to the small thickness of the dielectrics required the adhesive thickness is approximately equal to that of the dielectric 13 but its dielectric constant is of similar magnitude, so the total dielectric thickness is that of the polyimide and the adhesive. The thickness of the layers 13 and 14 will of course depend on the number of layers and on the chip dimensions. Typically the layers 13 and 14 are between 20 and 30 microns thick.

Via holes are opened through the dielectric using a laser. At the point where the chip will be placed a large via hole is opened right through the multilayer package so that the chip may be bonded to a good ground and heatsink.

The metallisation track width may be approximately 100 microns which corresponds to the size of bondpads on GaAs chips. With this track width the impedance of lines achieved is approximately 50 ohms, but as the maximum length of interconnect at frequencies in the low gigahertz region is much less than A/8 the impedance of the track is not of overriding importance. Overall multilayer substrate size is typically Smm x Smm which allows the assembly to be bonded into a ceramic multipin flat-pack.

Referring now to Figs. 2 to 4, a sequence of process steps for manufacturing the multilayer assembly will be described below. The starting substrate is a laminate of copper/adhesive/ polyimide/adhesive and copper to which more layers of dielectric and copper will be added during the process.

1. Print and etch both sides of board 20 using a mask to provide alignment marks 21 for following steps (Fig. 2).

2. Print and etch lower side with 'window 22 in buried groundplane' mask.

3. Print and etch lower side with 'chip well' mask to define window 23.

4. Bond another layer 31 of adhesive/polyimide/ adhesive and copper to the lower surface of the treated board (Fig. 4).

5. Print and etch both sides of the assembly with 'top level/buried track window' mask.

6. Using laser, generate via holes 32 at window position.

7. Print and etch new lower surface with 'chip well' mask to define window 33 in register with window 23.

8. Electroless copper plate thin layer 34 over whole board to metallize through via holes.

9. Print and selectively plate copper with buried tracks mask and etch.

10. Repeat step 4 but apply first level of adhesive in double thickness to compensate for track depth (Fig. 4).

11. Print and etch top side with 'top level via' and lower side with 'bottom level groundplane via' mask.

12. Repeat step 6.

13. Print and etch both sides with 'chip well' mask.

14. Open chip well holes 40.

15. Repeat step 8.

16. Print and plate copper/gold with 'top level track' mask, and finish with copper etch.

The process described provides multilayer interconnect packages capable of accepting GaAs chips. The process is capable of expansion to incorporate larger numbers of chips on increasing numbers of layers whilst remaining adapted to mass production techniques.

The technique may be used in a wide range of applications, but it is of particular advantage for use in high frequency transmission systems.

Claims (10)

1. A package assembly incorporating a plurality of integrated circuits, the assembly including a multilayer circuit board having openings each for receiving an integrated circuit, a plurality of metallisation levels, and ground planes one for each said level, wherein interconnections between said levels are provided via openings in the ground planes.
2. A package assembly incorporating a plurality of integrated circuits, the assembly including a housing, a multilayer circuit board comprising a stack of metallised insulating layers and supported on said housing and having a plurality of openings in each of which an integrated circuit chip is located, a first conductor pattern disposed on the surface of the circuit board and to which the integrated circuits are connected, a second conductor pattern, a first ground plane associated with the first conductor pattern, one or more further conductor patterns disposed below the first conductor pattern and ground plane, and further ground planes are associated with each said further pattern, wherein interconnections are provided between the conductor patterns via corresponding openings in the ground planes between those patterns.
3. A package assembly as claimed in claim 2, wherein at least some of the insulating layers comprise a polyimide.
4. A package assembly as claimed in claim 3, wherein at least one said insulating layer comprises an adhesive.
5. A package assembly as claimed in claim 2, 3 or 4, wherein the insulating layers are from 20 to 30 microns in thickness.
6. A package assembly as claimed in any one of the preceding claims, wherein the integrated circuits are gallium arsenide integrated circuits.
7. An integrated circuit package assembly substantially as described herein with reference to and as shown in the accompanying drawings.
8. A high frequency transmission system incorporating circuit package assemblies as claimed in any one of claims 1 to 7.
9. A method of fabricating a package assembly for a plurality of integrated circuits, the method including providing a stack of insulating laminer layers each having a ground plane on one surface and a metallisation pattern providing interconnections between the metallisation patterns of the stack via openings in the ground plane between the patterns, providing openings in the assembly each for receiving an integrated circuit, and providing contacts between the circuits and one or more said metallisation patterns.
10. A method of fabricating a circuit package assembly substantially as described herein with reference to and as shown in Figs. 2 to 4 of the accompanying drawings.
GB8608696A 1986-04-10 1986-04-10 Integrated circuit package Expired GB2189084B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB8608696A GB2189084B (en) 1986-04-10 1986-04-10 Integrated circuit package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB8608696A GB2189084B (en) 1986-04-10 1986-04-10 Integrated circuit package

Publications (3)

Publication Number Publication Date
GB8608696D0 GB8608696D0 (en) 1986-05-14
GB2189084A true true GB2189084A (en) 1987-10-14
GB2189084B GB2189084B (en) 1989-11-22

Family

ID=10595956

Family Applications (1)

Application Number Title Priority Date Filing Date
GB8608696A Expired GB2189084B (en) 1986-04-10 1986-04-10 Integrated circuit package

Country Status (1)

Country Link
GB (1) GB2189084B (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4006063A1 (en) * 1989-05-01 1990-11-08 Ibiden Co Ltd A process for producing a circuit board for electronic modules
GB2240425A (en) * 1990-01-20 1991-07-31 Motorola Ltd Power circuit cooling apparatus
GB2253521A (en) * 1991-03-06 1992-09-09 Nokia Mobile Phones Ltd Mounting an electrical component or coaxial cable on a printed circuit board
DE4225154A1 (en) * 1992-07-30 1994-02-03 Meyerhoff Dieter Chip module
GB2285342A (en) * 1993-12-20 1995-07-05 Shen Ming Tung Integrated circuit arrangements
FR2739496A1 (en) * 1995-10-03 1997-04-04 Dassault Electronique Multi=layer hyperfrequency circuit with integrated active elements
EP0767496A1 (en) * 1995-10-03 1997-04-09 Dassault Electronique Multilayer high-frequency circuit with integrated active elements
GB2307598A (en) * 1995-11-24 1997-05-28 Varintelligent Mounting of integrated circuits in a printed circuit board
EP0795907A1 (en) * 1996-03-14 1997-09-17 Dassault Electronique Multilayer high-frequency circuit with integrated active elements
GB2325340A (en) * 1997-05-17 1998-11-18 Hyundai Electronics Ind Ball grid array package
EP1280392A1 (en) * 2001-07-26 2003-01-29 Siemens Information and, Communication Networks S.P.A. Printed circuit board and relevant manufacturing method for the installation of microwave chips up to 80 Ghz

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1469085A (en) * 1974-08-19 1977-03-30 Ibm Semiconductor wafers
GB2130794A (en) * 1982-11-27 1984-06-06 Prutec Ltd Electrical circuit assembly
GB2132820A (en) * 1982-12-29 1984-07-11 Western Electric Co Integrated circuit chip package
GB2153144A (en) * 1984-01-13 1985-08-14 Standard Telephones Cables Ltd Circuit packaging

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1469085A (en) * 1974-08-19 1977-03-30 Ibm Semiconductor wafers
GB2130794A (en) * 1982-11-27 1984-06-06 Prutec Ltd Electrical circuit assembly
GB2132820A (en) * 1982-12-29 1984-07-11 Western Electric Co Integrated circuit chip package
GB2153144A (en) * 1984-01-13 1985-08-14 Standard Telephones Cables Ltd Circuit packaging

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4006063A1 (en) * 1989-05-01 1990-11-08 Ibiden Co Ltd A process for producing a circuit board for electronic modules
US5088008A (en) * 1989-05-01 1992-02-11 Ibiden Co., Ltd. Circuit board for mounting electronic components
GB2240425A (en) * 1990-01-20 1991-07-31 Motorola Ltd Power circuit cooling apparatus
GB2240425B (en) * 1990-01-20 1994-01-12 Motorola Ltd Radio transmitter power amplifier with cooling apparatus
GB2253521A (en) * 1991-03-06 1992-09-09 Nokia Mobile Phones Ltd Mounting an electrical component or coaxial cable on a printed circuit board
GB2253521B (en) * 1991-03-06 1994-11-23 Nokia Mobile Phones Ltd Printed circuit board
DE4225154A1 (en) * 1992-07-30 1994-02-03 Meyerhoff Dieter Chip module
GB2285342A (en) * 1993-12-20 1995-07-05 Shen Ming Tung Integrated circuit arrangements
FR2739496A1 (en) * 1995-10-03 1997-04-04 Dassault Electronique Multi=layer hyperfrequency circuit with integrated active elements
EP0767496A1 (en) * 1995-10-03 1997-04-09 Dassault Electronique Multilayer high-frequency circuit with integrated active elements
GB2307598A (en) * 1995-11-24 1997-05-28 Varintelligent Mounting of integrated circuits in a printed circuit board
US5923393A (en) * 1995-11-24 1999-07-13 Varintelligent (Bvi) Limited Liquid crystal display
GB2307598B (en) * 1995-11-24 2000-02-23 Varintelligent Combined printed circuit board and integrated circuit driver
EP0795907A1 (en) * 1996-03-14 1997-09-17 Dassault Electronique Multilayer high-frequency circuit with integrated active elements
GB2325340A (en) * 1997-05-17 1998-11-18 Hyundai Electronics Ind Ball grid array package
US6060778A (en) * 1997-05-17 2000-05-09 Hyundai Electronics Industries Co. Ltd. Ball grid array package
GB2325340B (en) * 1997-05-17 2002-09-11 Hyundai Electronics Ind Ball grid array package
EP1280392A1 (en) * 2001-07-26 2003-01-29 Siemens Information and, Communication Networks S.P.A. Printed circuit board and relevant manufacturing method for the installation of microwave chips up to 80 Ghz

Also Published As

Publication number Publication date Type
GB2189084B (en) 1989-11-22 grant
GB8608696D0 (en) 1986-05-14 grant

Similar Documents

Publication Publication Date Title
US6306680B1 (en) Power overlay chip scale packages for discrete power devices
US5571754A (en) Method of fabrication of endcap chip with conductive, monolithic L-connect for multichip stack
US5182632A (en) High density multichip package with interconnect structure and heatsink
US6677672B2 (en) Structure and method of forming a multiple leadframe semiconductor device
US5532506A (en) Integrated circuit adapted for improved thermal impedance
US4893174A (en) High density integration of semiconductor circuit
US6165814A (en) Thin film capacitor coupons for memory modules and multi-chip modules
US5132613A (en) Low inductance side mount decoupling test structure
US5629241A (en) Microwave/millimeter wave circuit structure with discrete flip-chip mounted elements, and method of fabricating the same
US6353999B1 (en) Method of making mechanical-laser structure
US5352926A (en) Flip chip package and method of making
US6730540B2 (en) Clock distribution networks and conductive lines in semiconductor integrated circuits
US5138436A (en) Interconnect package having means for waveguide transmission of rf signals
US7268426B2 (en) High-frequency chip packages
US6673698B1 (en) Thin film semiconductor package utilizing a glass substrate with composite polymer/metal interconnect layers
US6400010B1 (en) Substrate including a metal portion and a resin portion
US5111278A (en) Three-dimensional multichip module systems
US4498122A (en) High-speed, high pin-out LSI chip package
US6005778A (en) Chip stacking and capacitor mounting arrangement including spacers
US6380048B1 (en) Die paddle enhancement for exposed pad in semiconductor packaging
US6803324B2 (en) Semiconductor device and its manufacturing method
US5019943A (en) High density chip stack having a zigzag-shaped face which accommodates connections between chips
US5081563A (en) Multi-layer package incorporating a recessed cavity for a semiconductor chip
US5463246A (en) Large scale high density semiconductor apparatus
US5488542A (en) MCM manufactured by using thin film multilevel interconnection technique

Legal Events

Date Code Title Description
732 Registration of transactions, instruments or events in the register (sect. 32/1977)
732E Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977)
PCNP Patent ceased through non-payment of renewal fee

Effective date: 19930410