GB2074764A - Multiprocessor computer system - Google Patents

Multiprocessor computer system Download PDF

Info

Publication number
GB2074764A
GB2074764A GB8110981A GB8110981A GB2074764A GB 2074764 A GB2074764 A GB 2074764A GB 8110981 A GB8110981 A GB 8110981A GB 8110981 A GB8110981 A GB 8110981A GB 2074764 A GB2074764 A GB 2074764A
Authority
GB
United Kingdom
Prior art keywords
bus
priority
processor
arbitration
state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GB8110981A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV filed Critical Philips Gloeilampenfabrieken NV
Publication of GB2074764A publication Critical patent/GB2074764A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/374—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a self-select method with individual priority code comparator

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
GB8110981A 1980-04-23 1981-04-08 Multiprocessor computer system Withdrawn GB2074764A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL8002344A NL8002344A (nl) 1980-04-23 1980-04-23 Multiprocessor systeem met gemeenschappelijke data/adres-bus.

Publications (1)

Publication Number Publication Date
GB2074764A true GB2074764A (en) 1981-11-04

Family

ID=19835184

Family Applications (1)

Application Number Title Priority Date Filing Date
GB8110981A Withdrawn GB2074764A (en) 1980-04-23 1981-04-08 Multiprocessor computer system

Country Status (5)

Country Link
JP (1) JPS56166572A (nl)
DE (1) DE3115454A1 (nl)
FR (1) FR2481488A1 (nl)
GB (1) GB2074764A (nl)
NL (1) NL8002344A (nl)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0049917A1 (en) * 1980-10-02 1982-04-21 Koninklijke Philips Electronics N.V. Communication system and station suitable therefor
FR2519165A1 (fr) * 1981-12-30 1983-07-01 Finger Ulrich Procede d'echange de donnees entre des modules de traitement et une memoire commune dans un systeme de traitement de donnees et dispositif pour la mise en oeuvre de ce procede
GB2125257A (en) * 1982-08-04 1984-02-29 Plessey Co Plc Improved local area network systems
US4451881A (en) * 1981-11-03 1984-05-29 International Business Machines Corp. Data processing system bus for multiple independent users
GB2143349A (en) * 1983-06-16 1985-02-06 Secr Defence Priority resolution in bus orientated computer system
EP0227311A1 (en) 1985-12-02 1987-07-01 Unisys Corporation Data processing system in which modules logically "OR" number sequences onto control lines to obtain the use of a time shared bus
US4722072A (en) * 1983-06-16 1988-01-26 National Research Development Corporation Priority resolution in bus orientated computer systems
EP0314342A2 (en) * 1987-10-30 1989-05-03 International Business Machines Corporation Parallel pipelined computer processor
EP0349905A1 (de) * 1988-07-07 1990-01-10 Siemens Aktiengesellschaft Schaltungsanordnung zur Prioritätsauswahl
GB2230166A (en) * 1989-03-31 1990-10-10 Daniel Matthew Taub Resource control allocation

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3710351A (en) * 1971-10-12 1973-01-09 Hitachi Ltd Data transmitting apparatus in information exchange system using common bus
JPS534761B2 (nl) * 1971-12-10 1978-02-21
DE2210426C2 (de) * 1972-03-03 1973-11-08 Nixdorf Computer Ag, 4790 Paderborn Verfahren zur vorranggesteuerten Auswahl einer von mehreren Funktions einheiten zur Anschaltung an eine ihnen gemeinsam zugeordnete Einrichtung in Datenverarbeitungsanlagen und Schaltung zur Durchführung des Verfahrens
GB1480208A (en) * 1974-07-03 1977-07-20 Data Loop Ltd Digital computers

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0049917A1 (en) * 1980-10-02 1982-04-21 Koninklijke Philips Electronics N.V. Communication system and station suitable therefor
US4451881A (en) * 1981-11-03 1984-05-29 International Business Machines Corp. Data processing system bus for multiple independent users
FR2519165A1 (fr) * 1981-12-30 1983-07-01 Finger Ulrich Procede d'echange de donnees entre des modules de traitement et une memoire commune dans un systeme de traitement de donnees et dispositif pour la mise en oeuvre de ce procede
EP0083283A2 (fr) * 1981-12-30 1983-07-06 Ulrich Finger Procédé d'échange de données entre des modules de traitement et une mémoire commune dans un système de traitement de données
EP0083283A3 (en) * 1981-12-30 1983-08-03 Ulrich Finger Method and device for the exchange of data between processing modules and a central memory in a data processing system
GB2125257A (en) * 1982-08-04 1984-02-29 Plessey Co Plc Improved local area network systems
GB2143349A (en) * 1983-06-16 1985-02-06 Secr Defence Priority resolution in bus orientated computer system
US4722072A (en) * 1983-06-16 1988-01-26 National Research Development Corporation Priority resolution in bus orientated computer systems
EP0227311A1 (en) 1985-12-02 1987-07-01 Unisys Corporation Data processing system in which modules logically "OR" number sequences onto control lines to obtain the use of a time shared bus
EP0314342A2 (en) * 1987-10-30 1989-05-03 International Business Machines Corporation Parallel pipelined computer processor
EP0314342A3 (en) * 1987-10-30 1990-10-17 International Business Machines Corporation Parallel pipelined computer processor
EP0349905A1 (de) * 1988-07-07 1990-01-10 Siemens Aktiengesellschaft Schaltungsanordnung zur Prioritätsauswahl
GB2230166A (en) * 1989-03-31 1990-10-10 Daniel Matthew Taub Resource control allocation

Also Published As

Publication number Publication date
FR2481488A1 (fr) 1981-10-30
NL8002344A (nl) 1981-11-16
JPS56166572A (en) 1981-12-21
DE3115454A1 (de) 1982-04-08

Similar Documents

Publication Publication Date Title
US5379434A (en) Apparatus and method for managing interrupts in a multiprocessor system
US4426681A (en) Process and device for managing the conflicts raised by multiple access to same cache memory of a digital data processing system having plural processors, each having a cache memory
US4488217A (en) Data processing system with lock-unlock instruction facility
US4481580A (en) Distributed data transfer control for parallel processor architectures
US5060145A (en) Memory access system for pipelined data paths to and from storage
US4672536A (en) Arbitration method and device for allocating a shared resource in a data processing system
US4354227A (en) Fixed resource allocation method and apparatus for multiprocessor systems having complementarily phased cycles
KR100354934B1 (ko) 데이터처리시스템및버스프로토콜구현방법
US4788640A (en) Priority logic system
EP0515165B1 (en) A Memory access device
US5142638A (en) Apparatus for sharing memory in a multiprocessor system
US6026451A (en) System for controlling a dispatch of requested data packets by generating size signals for buffer space availability and preventing a dispatch prior to a data request granted signal asserted
US5047921A (en) Asynchronous microprocessor random access memory arbitration controller
US4371924A (en) Computer system apparatus for prefetching data requested by a peripheral device from memory
GB2074764A (en) Multiprocessor computer system
US4764865A (en) Circuit for allocating memory cycles to two processors that share memory
JPH0479026B2 (nl)
US5255373A (en) Decreasing average time to access a computer bus by eliminating arbitration delay when the bus is idle
US4319324A (en) Double word fetch system
CA1143854A (en) Apparatus for interconnecting the units of a data processing system
US7093058B2 (en) Single request data transfer regardless of size and alignment
US3564507A (en) Asynchronous interface for use between a main memory and a central processing unit
DE69132584T2 (de) Speicherzugriffsystem und Verfahren
US6189061B1 (en) Multi-master bus system performing atomic transactions and method of operating same
US3999170A (en) Multiple access interconnect system

Legal Events

Date Code Title Description
WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)