GB2063614A - Detecting echoes - Google Patents
Detecting echoes Download PDFInfo
- Publication number
- GB2063614A GB2063614A GB7935609A GB7935609A GB2063614A GB 2063614 A GB2063614 A GB 2063614A GB 7935609 A GB7935609 A GB 7935609A GB 7935609 A GB7935609 A GB 7935609A GB 2063614 A GB2063614 A GB 2063614A
- Authority
- GB
- United Kingdom
- Prior art keywords
- signal
- window
- detecting echoes
- shift register
- latch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
- G01S7/02—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S13/00
- G01S7/28—Details of pulse systems
- G01S7/285—Receivers
- G01S7/292—Extracting wanted echo-signals
- G01S7/2921—Extracting wanted echo-signals based on data belonging to one radar period
Landscapes
- Engineering & Computer Science (AREA)
- Radar, Positioning & Navigation (AREA)
- Remote Sensing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Radar Systems Or Details Thereof (AREA)
Abstract
The output of an echo signal receiving amplifier 10 is compared in a comparator 12 with a threshold value, the result of comparison being latched at regular intervals and entered by way of a latch 14 into a shift register 16. The contents of the shift register are transferred by a latch 18 to a full adder 20 for application to a clocked memory 22. <IMAGE>
Description
SPECIFICATION
Signal receiver
The present invention relates generally to a signal receiver employing electronic techniques for signal enhancement and retrieval. The invention is particularly concerned with the detection of weak echo pulses resulting from refietion of repeatedly transmitted signals.
The receiver of the present invention is intended to detect and retrieve repetitive electronic signals the ampiitude of which is smaller than that of the prevailing noise level.
According to the present invention, there is provided a method of detecting echoes of a repeatedly transmitted signal which comprises dividing the time following the transmission of each pulse into a predetermined number of windows, sampling the received signal during each window to produce a single binary bit indicative of whether the signal level lies above or below a predetermined value and accummulating the binary information in respect of each window in a respective store.
The invention is predicated upon the fact that the noise component of the received signal has equal probability of lying above and below zero. An echo signal caused by reflection of the transmitted signal from a boundary to be detected will occur always at the same time after transmission of a pulse and will therefore displace the mean level of the noise signal within the respective window.
Assuming, for example, a binary 1 indicates a positive value of r'eceived signal while a binary zero indicates a negative value. If the noise distribution is symmetrical about zero, then the register associated with each respective window will contain a number which will on average be one half of the number of complete cycles of transmitted pulses, since the binary bit corresponding to that time window will be 1 for only 50% of samples. Thus, for N samples or cycles the numbers stored would be expected to be N/2. The probable random deviation or noise increases as 4. If a signal exists which is coherent with the reference pulse and appears repetitively in one of the time windows, it will cause a shift in the probability distribution giving rise to a probable deviation in the stored number which is proportional to N the number of samples.Thus, the ratio signal to noise in the stored number increases in proportion to fland the signal is enhanced by repeated sampling.
The response curve of the system to signals of different amplitudes depends on the precise noise distribution. For a normal, that is to say Gaussian, distribution, the response will approximate to the error function
n - =+(1 +erf(Vsig)) N where erf (Vsig)=
Since the samples are integrated digitally, the degree of enhancement is in principle unlimited. In practice, this will depend on the time available for sampling and the stability of the noise distribution.
A feature of the system is that no analogue information is retained from the actual signal received. This is justified so that the majority of analogue information consists of noise. This removes the need for multi-bit analogue-to-digital conversion at the input and therefore speeds up the process.
The invention will now be described further, by way of example, with reference to the accompanying drawing, which is a schematic and circuit diagram of a receiver in accordance with the invention.
In the drawing, there is shown a clock circuit 11 which produces a reference pulse at regular intervals. The reference pulses are synchronised with the transmission of a signal which may itself be either electromagnetic or acoustic. The clock circuit 11 also produces timing pulses at an output 1 3 which control the timing of the other circuitry to be described below.
The received signal is applied to a linear radio frequency amplifier 10, the output of which is fed to a fast comparator 12, for example a Plessey SP1651. The latter comparator may be latched for a period of 10 ns at intervals of 20 ns to sample the amplifier output.
The samples may be grouped in series of, say, 64 sequential 20 ns time windows. This series of binary bits is sent in sequence to a four-bit parallel access shift register 16, for example, model 74S195. The shift register samples the comparator output during the time that it is latched. In this way, a series of four-bits are arranged in order and these may then be written at 80 ns intervals into a second four-bit latch, for example, an 82S91, designated 18 in the drawling. After each set of four bits has been entered into the latch 18, the next four bits are read by the shift register 1 6. Each of the four latched bits is added by an 8-bit full adder 20, which may for example be made of 27483's, and entered into an eight bit register of a 64 X 8bit memory 22 made for example of 8 x N3101A registers. The latter memory receives the reference pulse from the clock circuit 11.
The contents of each register may be examined at intervals and either passed to a digital-toanalogue converter for direct display or to further storage for subsequent processing.
A feature of the described arrangement is that the system may be interleaved in time, to provide a closer spacing of samples of the incoming signal.
Claims (2)
1. A method of detecting echoes of a repeatedly transmitted signal which comprises dividing the time following the transmission of each pulse into a predetermined number of windows, sampling the received signal during each window to produce a single binary bit indicative of whether the signal level lies above or below a predetermined value and accumulating the binary information in respect of each window in a respective store.
2. A method of detecting echoes substantially as hereinbefore described, with reference to and as illustrated in the accompanying drawings.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB7935609A GB2063614A (en) | 1979-10-12 | 1979-10-12 | Detecting echoes |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB7935609A GB2063614A (en) | 1979-10-12 | 1979-10-12 | Detecting echoes |
Publications (1)
Publication Number | Publication Date |
---|---|
GB2063614A true GB2063614A (en) | 1981-06-03 |
Family
ID=10508496
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB7935609A Withdrawn GB2063614A (en) | 1979-10-12 | 1979-10-12 | Detecting echoes |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB2063614A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2262677A (en) * | 1987-05-19 | 1993-06-23 | Marconi Co Ltd | Signal processing apparatus |
AU693035B2 (en) * | 1991-05-06 | 1998-06-18 | Ivhs Technologies, Inc. | A target persistence and environment filter |
-
1979
- 1979-10-12 GB GB7935609A patent/GB2063614A/en not_active Withdrawn
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2262677A (en) * | 1987-05-19 | 1993-06-23 | Marconi Co Ltd | Signal processing apparatus |
GB2262677B (en) * | 1987-05-19 | 1993-11-24 | Marconi Co Ltd | Radar apparatus |
AU693035B2 (en) * | 1991-05-06 | 1998-06-18 | Ivhs Technologies, Inc. | A target persistence and environment filter |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10782344B2 (en) | Technique for determining performance characteristics of electronic devices and systems | |
US4044352A (en) | Signal processor | |
GB1335101A (en) | Process and apparatus for the measurement or treatment of seismic signals | |
KR920022138A (en) | Maximum Likelihood Sequence Metric Calculator | |
US3868685A (en) | Radar digital detector and beam splitter | |
US4829490A (en) | Electrical signal discrimination | |
JPS6418078A (en) | Processing pulse control circuit and method | |
GB2063614A (en) | Detecting echoes | |
US6204783B1 (en) | Digital to analog convertor having a DC offset cancelling device and a method thereof | |
US4080599A (en) | Memory addressing apparatus and method | |
US4745621A (en) | Method of and apparatus for detecting minimum bit number of received data | |
EP0393716A2 (en) | Delay circuit | |
US4490831A (en) | Digital pulse detector circuit having selectable false alarm rate | |
KR850002144A (en) | Digital Video Deghosting Device | |
JPS55120242A (en) | Waveform synthesizer | |
JPS55160859A (en) | Method for detecting speed of vehicle | |
CA2021744A1 (en) | Fast maximum likelihood decoder | |
US4205382A (en) | Binary integrator for fixed cell radar alarm data | |
US3314045A (en) | Echo sounders | |
SU1192132A1 (en) | Digital amplitude demodulation device | |
SU1115568A1 (en) | Multichannel device for determining coordinates of acoustic emission signal sources | |
SU1394408A1 (en) | Pulse detector | |
SU1345109A1 (en) | Receiving section of ultrasonic flaw detector | |
SU1742985A1 (en) | Analog-to-digital amplitude detector | |
SU633064A1 (en) | Apparatus for reproducing phase-modulated signal from magnetic record carrier |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WAP | Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1) |