GB2039102A - Buffer memory system - Google Patents

Buffer memory system Download PDF

Info

Publication number
GB2039102A
GB2039102A GB7936817A GB7936817A GB2039102A GB 2039102 A GB2039102 A GB 2039102A GB 7936817 A GB7936817 A GB 7936817A GB 7936817 A GB7936817 A GB 7936817A GB 2039102 A GB2039102 A GB 2039102A
Authority
GB
United Kingdom
Prior art keywords
functional unit
buffer memory
indicator
read
write
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GB7936817A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales SA
Original Assignee
Le Materiel Telephonique Thomson CSF
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Le Materiel Telephonique Thomson CSF filed Critical Le Materiel Telephonique Thomson CSF
Publication of GB2039102A publication Critical patent/GB2039102A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/065—Partitioned buffers, e.g. allowing multiple independent queues, bidirectional FIFO's
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2205/00—Indexing scheme relating to group G06F5/00; Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F2205/06—Indexing scheme relating to groups G06F5/06 - G06F5/16
    • G06F2205/067—Bidirectional FIFO, i.e. system allowing data transfer in two directions

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
GB7936817A 1978-10-27 1979-10-24 Buffer memory system Withdrawn GB2039102A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7830575A FR2440058A1 (fr) 1978-10-27 1978-10-27 Systeme de memoire tampon pour unite d'echange entre deux unites fonctionnelles et procede de mise en oeuvre

Publications (1)

Publication Number Publication Date
GB2039102A true GB2039102A (en) 1980-07-30

Family

ID=9214224

Family Applications (1)

Application Number Title Priority Date Filing Date
GB7936817A Withdrawn GB2039102A (en) 1978-10-27 1979-10-24 Buffer memory system

Country Status (7)

Country Link
BR (1) BR7906965A (enExample)
ES (1) ES485363A0 (enExample)
FR (1) FR2440058A1 (enExample)
GB (1) GB2039102A (enExample)
GR (1) GR67725B (enExample)
IT (1) IT1124654B (enExample)
PL (1) PL219201A1 (enExample)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0026649A3 (en) * 1979-09-26 1981-04-22 Sperry Corporation Digital information transfer system and interface
EP0292287A3 (en) * 1987-05-21 1990-07-18 British Aerospace Public Limited Company Asynchronous communication systems
EP0267974B1 (en) * 1986-11-14 1992-02-19 International Business Machines Corporation Control interface for transferring data between a data processing unit and input/output devices
GB2289146A (en) * 1994-04-12 1995-11-08 Nokia Mobile Phones Ltd Data buffering between processors.

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0090137A3 (en) * 1982-03-29 1986-12-03 International Business Machines Corporation Access control system for digital data storage device
DE3424587A1 (de) * 1984-07-04 1986-01-09 Standard Elektrik Lorenz Ag, 7000 Stuttgart Schaltungsanordnung zur steuerung der bidirektionalen datenuebertragung zwischen einer rechnereinheit und ueber ein-/ausgabeeinheiten angeschlossenen uebertragungsleitungen
JP2572292B2 (ja) * 1990-05-14 1997-01-16 株式会社小松製作所 非同期データ伝送装置
US6134607A (en) * 1998-04-03 2000-10-17 Avid Technology, Inc. Method and apparatus for controlling data flow between devices connected by a memory

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3516069A (en) * 1967-08-14 1970-06-02 Collins Radio Co Data character assembler and disassembler
US3766531A (en) * 1972-03-13 1973-10-16 Honeywell Inf Systems Communication line multiplexing apparatus having a main memory and an input/output memory
NL7217127A (enExample) * 1972-12-15 1974-06-18
CH553450A (de) * 1972-12-19 1974-08-30 Hasler Ag Einrichtung zur buchfuehrung ueber die belegung von speicherzellen in einer datenverarbeitenden anlage.

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0026649A3 (en) * 1979-09-26 1981-04-22 Sperry Corporation Digital information transfer system and interface
EP0267974B1 (en) * 1986-11-14 1992-02-19 International Business Machines Corporation Control interface for transferring data between a data processing unit and input/output devices
EP0292287A3 (en) * 1987-05-21 1990-07-18 British Aerospace Public Limited Company Asynchronous communication systems
GB2289146A (en) * 1994-04-12 1995-11-08 Nokia Mobile Phones Ltd Data buffering between processors.
GB2289146B (en) * 1994-04-12 1998-09-09 Nokia Mobile Phones Ltd Buffering data

Also Published As

Publication number Publication date
FR2440058B1 (enExample) 1982-11-19
BR7906965A (pt) 1980-09-16
ES8306282A1 (es) 1982-09-01
GR67725B (enExample) 1981-09-15
FR2440058A1 (fr) 1980-05-23
PL219201A1 (enExample) 1980-11-17
IT1124654B (it) 1986-05-14
IT7926799A0 (it) 1979-10-26
ES485363A0 (es) 1982-09-01

Similar Documents

Publication Publication Date Title
US4158235A (en) Multi port time-shared associative buffer storage pool
US4145739A (en) Distributed data processing system
US4309755A (en) Computer input/output arrangement for enabling a simultaneous read/write data transfer
EP0166272B1 (en) Processor bus access
US4141067A (en) Multiprocessor system with cache memory
EP0179811B1 (en) Interleaved set-associative memory
US4991079A (en) Real-time data processing system
US4975838A (en) Duplex data processing system with programmable bus configuration
US5497501A (en) DMA controller using a predetermined number of transfers per request
EP0330475B1 (en) Configuration control system
US4115854A (en) Channel bus controller
US4733346A (en) Data processor with multiple register blocks
US5359717A (en) Microprocessor arranged to access a non-multiplexed interface or a multiplexed peripheral interface
EP0375194B1 (en) Dual port RAM
GB2213294A (en) Data processor
GB2148563A (en) Multiprocessor system
JPS6126101B2 (enExample)
KR920008448B1 (ko) 데이터 프로세서
US4250547A (en) Information processing apparatus capable of effecting parallel processings by using a divided common bus
US3949380A (en) Peripheral device reassignment control technique
US4922416A (en) Interface device end message storing with register and interrupt service registers for directing segmented message transfer between intelligent switch and microcomputer
US5664142A (en) Chained DMA devices for crossing common buses
US4974143A (en) Information processing apparatus wherein address path is used for continuous data transfer
GB2039102A (en) Buffer memory system
US4344130A (en) Apparatus to execute DMA transfer between computing devices using a block move instruction

Legal Events

Date Code Title Description
WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)