GB2020458A - Improvements in or relating to array processors - Google Patents
Improvements in or relating to array processorsInfo
- Publication number
- GB2020458A GB2020458A GB7908828A GB7908828A GB2020458A GB 2020458 A GB2020458 A GB 2020458A GB 7908828 A GB7908828 A GB 7908828A GB 7908828 A GB7908828 A GB 7908828A GB 2020458 A GB2020458 A GB 2020458A
- Authority
- GB
- United Kingdom
- Prior art keywords
- modules
- row
- relating
- module
- array processors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
- G06F15/8023—Two dimensional arrays, e.g. mesh, torus
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Abstract
An array processor consisting of a plurality of modules connected together in rows and columns. Each module has at least one special terminal which, as well as providing a connection for transfer of data between adjacent modules, also provides an output which is combined with similar signals from the other modules in the same row, to form a row response signal. Alternate modules in each row are rotated by 180 DEG with respect to each other, so that the special terminals on adjacent modules are connected in pairs. This reduces the complexity of the circuits for forming the row response signals (from gates 81) by combining the module outputs by wired AND/OR logic. <IMAGE>
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB7908828A GB2020458B (en) | 1978-05-03 | 1979-03-13 | Array processors |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB1740478 | 1978-05-03 | ||
GB7908828A GB2020458B (en) | 1978-05-03 | 1979-03-13 | Array processors |
Publications (2)
Publication Number | Publication Date |
---|---|
GB2020458A true GB2020458A (en) | 1979-11-14 |
GB2020458B GB2020458B (en) | 1982-02-24 |
Family
ID=26252664
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB7908828A Expired GB2020458B (en) | 1978-05-03 | 1979-03-13 | Array processors |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB2020458B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4740894A (en) * | 1985-09-27 | 1988-04-26 | Schlumberger Systems And Services, Inc. | Computing processor with memoryless function units each connected to different part of a multiported memory |
-
1979
- 1979-03-13 GB GB7908828A patent/GB2020458B/en not_active Expired
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4740894A (en) * | 1985-09-27 | 1988-04-26 | Schlumberger Systems And Services, Inc. | Computing processor with memoryless function units each connected to different part of a multiported memory |
Also Published As
Publication number | Publication date |
---|---|
GB2020458B (en) | 1982-02-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4270169A (en) | Array processor | |
JPS5771574A (en) | Siemconductor memory circuit | |
ES453378A1 (en) | Information processing system | |
JPS5833977B2 (en) | array processor | |
JPS56108259A (en) | Semiconductor memory device | |
ATE150600T1 (en) | CONFIGURABLE LOGICAL FIELD | |
GB1530958A (en) | Interlaced memory matrix array having single transistor cells | |
EP0138647A3 (en) | Solid-state x-ray receptor and method of making same | |
JPS5590187A (en) | Matrix array camera | |
DE3581581D1 (en) | CELL-STRUCTURED DIGITAL MULTIPLIER WITH SEMISYSTOLIC STRUCTURE. | |
JPS57179997A (en) | Semiconductor memory | |
GB1422819A (en) | Matrix data manipulator | |
GB2256732B (en) | Semiconductor memory device | |
GB2020458A (en) | Improvements in or relating to array processors | |
JPS56138969A (en) | Photoelectric converter | |
JPS57129065A (en) | Image sensor | |
JPS57141178A (en) | Solid-state image pickup device | |
GB1517902A (en) | Piezo-resistive device for the electrical read-out of an optical image | |
JPS55124878A (en) | Pattern recognition system | |
KR910017423A (en) | Semiconductor memory device | |
JPS57152599A (en) | Error correcting device | |
JPS55138141A (en) | Printer share mechanism | |
JPS59109966A (en) | Semiconductor integrating circuit device having crossbar switch | |
KR920005150A (en) | How to Configure Sense Amplifier of SeaMoss DRAM | |
JPS5341946A (en) | Memory system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
732 | Registration of transactions, instruments or events in the register (sect. 32/1977) | ||
PCNP | Patent ceased through non-payment of renewal fee |