GB1575074A - Buffer store control arrangements - Google Patents
Buffer store control arrangements Download PDFInfo
- Publication number
- GB1575074A GB1575074A GB1009377A GB1009377A GB1575074A GB 1575074 A GB1575074 A GB 1575074A GB 1009377 A GB1009377 A GB 1009377A GB 1009377 A GB1009377 A GB 1009377A GB 1575074 A GB1575074 A GB 1575074A
- Authority
- GB
- United Kingdom
- Prior art keywords
- buffer store
- information
- control circuit
- control
- function unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
- G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
- Communication Control (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19762610428 DE2610428C3 (de) | 1976-03-12 | 1976-03-12 | Anordnung zur Steuerung der Zwischenspeicherung von zwischen zwei Funktionseinheiten zu übertragenden Daten in einem Pufferspeicher |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1575074A true GB1575074A (en) | 1980-09-17 |
Family
ID=5972294
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB1009377A Expired GB1575074A (en) | 1976-03-12 | 1977-03-10 | Buffer store control arrangements |
Country Status (8)
Country | Link |
---|---|
AT (1) | AT377107B (fr) |
BE (1) | BE852339A (fr) |
CH (1) | CH613790A5 (fr) |
DE (1) | DE2610428C3 (fr) |
FR (1) | FR2344073A1 (fr) |
GB (1) | GB1575074A (fr) |
IT (1) | IT1077686B (fr) |
NL (1) | NL168969C (fr) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0026649A2 (fr) * | 1979-09-26 | 1981-04-08 | Sperry Corporation | Système de transfert de données digitales et interface |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SE399773B (sv) * | 1977-03-01 | 1978-02-27 | Ellemtel Utvecklings Ab | Adress- och avbrottsignalgenerator |
US4218758A (en) * | 1978-06-30 | 1980-08-19 | International Business Machines Corporation | Parallel-to-serial binary data converter with multiphase and multisubphase control |
US4298954A (en) * | 1979-04-30 | 1981-11-03 | International Business Machines Corporation | Alternating data buffers when one buffer is empty and another buffer is variably full of data |
DE3021306A1 (de) * | 1980-06-06 | 1981-12-24 | Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt | Anordnung mit einem wenigstens zwei teilnehmern gemeinsamen datenspeicher |
DE3149678C2 (de) * | 1981-12-15 | 1984-02-23 | Siemens AG, 1000 Berlin und 8000 München | Anordnung zur Zwischenspeicherung von zwischen zwei Funktionseinheiten in beiden Richtungen zu übertragenden Informationen in einem Pufferspeicher |
DE3239997C1 (de) * | 1982-10-28 | 1984-04-12 | Siemens AG, 1000 Berlin und 8000 München | Verfahren und Anordnung zur Durchfuehrung von kontinuierlichen Datentransfers bei der Ausfuehrung von Ein-/Ausgabeoperationen ueber Selektor- oder Blockmultiplexkanaele des Ein-/Ausgabewerkes einer Datenverarbeitungsanlage |
DE3727434C2 (de) * | 1987-08-17 | 1997-04-30 | Siemens Ag | Anordnung zum Übertragen von in mehrere Teilwörter unterteilten Datenwörtern |
-
1976
- 1976-03-12 DE DE19762610428 patent/DE2610428C3/de not_active Expired
-
1977
- 1977-02-18 CH CH204777A patent/CH613790A5/xx not_active IP Right Cessation
- 1977-02-23 FR FR7705233A patent/FR2344073A1/fr active Granted
- 1977-03-07 AT AT149177A patent/AT377107B/de not_active IP Right Cessation
- 1977-03-09 NL NL7702551A patent/NL168969C/xx not_active IP Right Cessation
- 1977-03-10 GB GB1009377A patent/GB1575074A/en not_active Expired
- 1977-03-10 BE BE175691A patent/BE852339A/fr not_active IP Right Cessation
- 1977-03-10 IT IT2110377A patent/IT1077686B/it active
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0026649A2 (fr) * | 1979-09-26 | 1981-04-08 | Sperry Corporation | Système de transfert de données digitales et interface |
EP0026649A3 (en) * | 1979-09-26 | 1981-04-22 | Sperry Corporation | Digital information transfer system and interface |
Also Published As
Publication number | Publication date |
---|---|
CH613790A5 (en) | 1979-10-15 |
NL7702551A (nl) | 1977-09-14 |
BE852339A (fr) | 1977-09-12 |
DE2610428B2 (fr) | 1979-09-13 |
IT1077686B (it) | 1985-05-04 |
NL168969C (nl) | 1982-05-17 |
ATA149177A (de) | 1984-06-15 |
NL168969B (nl) | 1981-12-16 |
FR2344073B1 (fr) | 1982-03-05 |
DE2610428A1 (de) | 1977-09-15 |
DE2610428C3 (de) | 1980-06-19 |
FR2344073A1 (fr) | 1977-10-07 |
AT377107B (de) | 1985-02-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3818461A (en) | Buffer memory system | |
US4354232A (en) | Cache memory command buffer circuit | |
AU637428B2 (en) | Apparatus for conditioning priority arbitration | |
CN101930416A (zh) | 硬件协助处理器间的沟通 | |
KR100403620B1 (ko) | 채널 활용율을 높이는 통신 시스템 및 그 방법 | |
US3740722A (en) | Digital computer | |
US4345325A (en) | Message-interchange circuitry for microprocessors linked by synchronous communication network | |
US3241125A (en) | Memory allocation | |
GB1575074A (en) | Buffer store control arrangements | |
US3387283A (en) | Addressing system | |
US3492654A (en) | High speed modular data processing system | |
US5896549A (en) | System for selecting between internal and external DMA request where ASP generates internal request is determined by at least one bit position within configuration register | |
EP0394599A1 (fr) | Circuit pour la synchronisation de transferts de données entre deux dispositfs qui travaillent à vitesses différentes | |
US5327018A (en) | Interface circuit for chip cards | |
KR100288177B1 (ko) | 메모리 액세스 제어 회로 | |
US4032898A (en) | Interface control unit for transferring sets of characters between a peripheral unit and a computer memory | |
US3345618A (en) | Plural processors-plural terminal devices interconnecting system | |
CN111858446A (zh) | Windows系统下基于双口RAM通信的CAN总线通信模块设计方法 | |
US3174135A (en) | Program-controlled electronic data-processing system | |
GB2039102A (en) | Buffer memory system | |
US3293618A (en) | Communications accumulation and distribution | |
US20070047372A1 (en) | Semiconductor memory system and semiconductor memory chip | |
US8447952B2 (en) | Method for controlling access to regions of a memory from a plurality of processes and a communication module having a message memory for implementing the method | |
US3248701A (en) | Data transfer control system | |
US7116659B2 (en) | Data transmission memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |