GB1535091A - Manufacture of electronic circuits - Google Patents
Manufacture of electronic circuitsInfo
- Publication number
- GB1535091A GB1535091A GB20149/76A GB2014976A GB1535091A GB 1535091 A GB1535091 A GB 1535091A GB 20149/76 A GB20149/76 A GB 20149/76A GB 2014976 A GB2014976 A GB 2014976A GB 1535091 A GB1535091 A GB 1535091A
- Authority
- GB
- United Kingdom
- Prior art keywords
- conductors
- devices
- row
- column
- computer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
1535091 Computer-aided circuit design INTERNATIONAL COMPUTERS Ltd 29 April 1977 [15 May 1976] 20149/76 Heading G4A Electronic devices and associated horizontal and vertical conductors are assigned initial positions with respect to a notional grid of cells (there being no restriction on the number of conductors passing through each cell). The computer is programmed to process in turn each row (column) of cells perpendicular to a first grid axis to assign to each device and conductor in that row (column) a first axis co-ordinate having a minimum value consistent with spacing constraints imposed in respect of other devices and conductors to which co-ordinates have been assigned previously. Each column (row) of cells perpendicular to the other grid axis is then processed in turn by the computer to assign minimum value second axis coordinates, consistent with the spacing constraints, to the devices and conductors. The method has greater flexibility than known methods in which the positions of the devices are fixed first and then the connections are routed. The cell size may be chosen so that each device (of variable size) occupies an approximately whole number of cells. The co-ordinate increments may be equal to the minimum possible spacing between devices/conductors. The method is applicable to integrated circuits, microwired circuits and printed circuits. The computer preferably has a main store and a backing (disc) store holding a working file of details of devices and conductors, details for the row or column currently being processed being held in the main store. The conductors in each row or column are preferably arranged in priority order of length for processing in that order, and priority in processing may also be given to conductors and devices which, when placed, prevent another device or conductor being assigned a lower co-ordinate value than itself.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB20149/76A GB1535091A (en) | 1976-05-15 | 1976-05-15 | Manufacture of electronic circuits |
AU24717/77A AU515152B2 (en) | 1976-05-15 | 1977-04-29 | Computer aided design of electronic circuit layout |
ZA00772593A ZA772593B (en) | 1976-05-15 | 1977-04-29 | Improvements in or relating to the manufacture of electronic circuits |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB20149/76A GB1535091A (en) | 1976-05-15 | 1976-05-15 | Manufacture of electronic circuits |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1535091A true GB1535091A (en) | 1978-12-06 |
Family
ID=10141190
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB20149/76A Expired GB1535091A (en) | 1976-05-15 | 1976-05-15 | Manufacture of electronic circuits |
Country Status (3)
Country | Link |
---|---|
AU (1) | AU515152B2 (en) |
GB (1) | GB1535091A (en) |
ZA (1) | ZA772593B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3418278A1 (en) * | 1984-05-17 | 1985-11-21 | Roland Smyczek Bestückung von Leiterplatten, 4815 Schloß Holte-Stukenbrock | Method of operation for converting picture elements (pixels) of an original copy into a multiplicity of signals which are stored such that they can be called up, the signals of associated pixels having a common memory address |
US5237657A (en) * | 1989-03-17 | 1993-08-17 | Sony Corporation | Apparatus for manipulating a picture represented by a video signal |
-
1976
- 1976-05-15 GB GB20149/76A patent/GB1535091A/en not_active Expired
-
1977
- 1977-04-29 AU AU24717/77A patent/AU515152B2/en not_active Expired
- 1977-04-29 ZA ZA00772593A patent/ZA772593B/en unknown
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3418278A1 (en) * | 1984-05-17 | 1985-11-21 | Roland Smyczek Bestückung von Leiterplatten, 4815 Schloß Holte-Stukenbrock | Method of operation for converting picture elements (pixels) of an original copy into a multiplicity of signals which are stored such that they can be called up, the signals of associated pixels having a common memory address |
US5237657A (en) * | 1989-03-17 | 1993-08-17 | Sony Corporation | Apparatus for manipulating a picture represented by a video signal |
Also Published As
Publication number | Publication date |
---|---|
AU2471777A (en) | 1978-11-02 |
AU515152B2 (en) | 1981-03-19 |
ZA772593B (en) | 1978-04-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4964057A (en) | Block placement method | |
US3603771A (en) | Input/output signal point assignment | |
JPS56164464A (en) | Parallel processing computer | |
JPS5489444A (en) | Associative memory processing system | |
GB1504756A (en) | Peripheral device addressing in data processing system | |
SE8503392D0 (en) | METHOD FOR HIDDEN LINE REMOVAL | |
ES8104879A1 (en) | Time sharing device for the access to a main memory connected to a single bus between a central computer and a plurality of peripheral computers | |
US9627306B2 (en) | Ball grid structure | |
GB1535091A (en) | Manufacture of electronic circuits | |
US3644937A (en) | Channel-stacking input/output interconnections | |
ES2005305A6 (en) | Multiple disk memory access arrangement for gridded type data. | |
JP2829072B2 (en) | LSI wiring change method | |
JPS62226641A (en) | Layout of semiconductor logic integrated circuit device | |
JP2803800B2 (en) | Wiring method for semiconductor integrated circuit device | |
JPH0544706B2 (en) | ||
JPS55154660A (en) | Table forming method by electronic computer | |
Triebwasser | Programmable interconnection technique | |
GB1335033A (en) | Digital computer or control system | |
CN115422875A (en) | Method, device, terminal and medium for detecting centralized placement of schematic diagram devices | |
JP2858677B2 (en) | Semiconductor integrated circuit mask layout method | |
JPH0644275B2 (en) | Clearance check method | |
US3343119A (en) | Auxiliary plugboard control panel | |
Verstege et al. | An experimental data base for computer performance information | |
JPH01196137A (en) | Semiconductor integrated circuit device and its manufacture | |
CN113240634A (en) | System and method for generating any plane view |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |