GB1502334A - Semiconductor data storage arrangements - Google Patents
Semiconductor data storage arrangementsInfo
- Publication number
- GB1502334A GB1502334A GB21857/75A GB2185775A GB1502334A GB 1502334 A GB1502334 A GB 1502334A GB 21857/75 A GB21857/75 A GB 21857/75A GB 2185775 A GB2185775 A GB 2185775A GB 1502334 A GB1502334 A GB 1502334A
- Authority
- GB
- United Kingdom
- Prior art keywords
- silicon
- layer
- substrate
- fets
- sio
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 238000013500 data storage Methods 0.000 title 1
- 229910052710 silicon Inorganic materials 0.000 abstract 3
- 239000010703 silicon Substances 0.000 abstract 3
- 239000000758 substrate Substances 0.000 abstract 3
- 229910004298 SiO 2 Inorganic materials 0.000 abstract 2
- 239000003990 capacitor Substances 0.000 abstract 2
- 238000001465 metallisation Methods 0.000 abstract 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
- G11C11/404—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with one charge-transfer gate, e.g. MOS transistor, per cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4097—Bit-line organisation, e.g. bit-line layout, folded bit lines
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
- H01L27/0705—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type
- H01L27/0727—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type in combination with diodes, or capacitors or resistors
- H01L27/0733—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type in combination with diodes, or capacitors or resistors in combination with capacitors only
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Dram (AREA)
- Semiconductor Memories (AREA)
Abstract
1502334 Integrated circuits INTERNATIONAL BUSINESS MACHINES CORP 21 May 1975 [28 June 1974] 21857/75 Heading H1K [Also in Division H3] A data store (see Division G4) is formed on a substrate 50 of P-silicon having bit lines B0, B1 formed of N-silicon and also forming the drain of FETs, the sources of which are formed of N-silicon at 51. The substrate is covered with arelatively thin layer 52 of SiO 2 /Si 3 N 4 which forms the gate dielectric of the FETs and the dielectric of the storage capacitors. A layer 54 of doped polycrystalline silicon has a resistivity of less than 1 kilohm/square and is connected to the substrate potential and serves as one of the capacitor electrodes over the source zone 51. Layer 54 also prevents undesirable inversion of the semiconductor surface. An intermediate insulating layer 56 of SiO 2 and gate metallization 55 are also applied extending as word lines WL orthogonally to the bit lines B0, B1.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE2431079A DE2431079C3 (en) | 1974-06-28 | 1974-06-28 | Dynamic semiconductor memory with two-transistor memory elements |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1502334A true GB1502334A (en) | 1978-03-01 |
Family
ID=5919184
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB21857/75A Expired GB1502334A (en) | 1974-06-28 | 1975-05-21 | Semiconductor data storage arrangements |
Country Status (6)
Country | Link |
---|---|
JP (1) | JPS5428252B2 (en) |
CH (1) | CH581885A5 (en) |
DE (1) | DE2431079C3 (en) |
FR (1) | FR2276659A1 (en) |
GB (1) | GB1502334A (en) |
IT (1) | IT1038100B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4570241A (en) * | 1981-10-30 | 1986-02-11 | International Business Machines Corporation | FET Storage with partitioned bit lines |
EP1143453A2 (en) * | 2000-02-29 | 2001-10-10 | Fujitsu Limited | Semiconductor memory device |
US6449204B1 (en) * | 2000-03-30 | 2002-09-10 | Mitsubishi Denki Kabushiki Kaisha | Dynamic semiconductor memory device capable of rearranging data storage from a one bit/one cell scheme in a normal mode to a one bit/two cell scheme in a twin-cell mode for lengthening a refresh interval |
US7889541B2 (en) | 2008-04-15 | 2011-02-15 | Faraday Technology Corp. | 2T SRAM cell structure |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5853512B2 (en) * | 1976-02-13 | 1983-11-29 | 株式会社東芝 | Method for manufacturing semiconductor memory device |
JPS5922316B2 (en) * | 1976-02-24 | 1984-05-25 | 株式会社東芝 | dynamic memory device |
US4040016A (en) * | 1976-03-31 | 1977-08-02 | International Business Machines Corporation | Twin nodes capacitance memory |
US4103342A (en) * | 1976-06-17 | 1978-07-25 | International Business Machines Corporation | Two-device memory cell with single floating capacitor |
CA1164710A (en) * | 1978-05-09 | 1984-04-03 | Edward J. Reardon, Jr. | Phototropic photosensitive compositions containing fluoran colorformer |
DE2837877C2 (en) * | 1978-08-30 | 1987-04-23 | Siemens AG, 1000 Berlin und 8000 München | Method for producing a MOS-integrated semiconductor memory |
DE2855118C2 (en) * | 1978-12-20 | 1981-03-26 | IBM Deutschland GmbH, 70569 Stuttgart | Dynamic FET memory |
-
1974
- 1974-06-28 DE DE2431079A patent/DE2431079C3/en not_active Expired
-
1975
- 1975-05-14 IT IT23304/75A patent/IT1038100B/en active
- 1975-05-21 JP JP5978375A patent/JPS5428252B2/ja not_active Expired
- 1975-05-21 GB GB21857/75A patent/GB1502334A/en not_active Expired
- 1975-05-22 CH CH657875A patent/CH581885A5/xx not_active IP Right Cessation
- 1975-05-23 FR FR7516563A patent/FR2276659A1/en active Granted
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4570241A (en) * | 1981-10-30 | 1986-02-11 | International Business Machines Corporation | FET Storage with partitioned bit lines |
EP1143453A2 (en) * | 2000-02-29 | 2001-10-10 | Fujitsu Limited | Semiconductor memory device |
EP1143453A3 (en) * | 2000-02-29 | 2002-05-15 | Fujitsu Limited | Semiconductor memory device |
US6909644B2 (en) | 2000-02-29 | 2005-06-21 | Fujitsu Limited | Semiconductor memory device |
EP1619690A2 (en) * | 2000-02-29 | 2006-01-25 | Fujitsu Limited | Semiconductor memory device |
EP1619690A3 (en) * | 2000-02-29 | 2007-10-17 | Fujitsu Limited | Semiconductor memory device |
US6449204B1 (en) * | 2000-03-30 | 2002-09-10 | Mitsubishi Denki Kabushiki Kaisha | Dynamic semiconductor memory device capable of rearranging data storage from a one bit/one cell scheme in a normal mode to a one bit/two cell scheme in a twin-cell mode for lengthening a refresh interval |
US6925022B2 (en) | 2000-03-30 | 2005-08-02 | Renesas Technology Corp. | Refresh-free dynamic semiconductor memory device |
US7139208B2 (en) | 2000-03-30 | 2006-11-21 | Renesas Technology Corp. | Refresh-free dynamic semiconductor memory device |
US7889541B2 (en) | 2008-04-15 | 2011-02-15 | Faraday Technology Corp. | 2T SRAM cell structure |
Also Published As
Publication number | Publication date |
---|---|
CH581885A5 (en) | 1976-11-15 |
JPS5428252B2 (en) | 1979-09-14 |
FR2276659B1 (en) | 1980-01-04 |
DE2431079B2 (en) | 1979-04-26 |
IT1038100B (en) | 1979-11-20 |
DE2431079A1 (en) | 1976-02-12 |
DE2431079C3 (en) | 1979-12-13 |
FR2276659A1 (en) | 1976-01-23 |
JPS513824A (en) | 1976-01-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4021789A (en) | Self-aligned integrated circuits | |
US4151607A (en) | Semiconductor memory device | |
US4319342A (en) | One device field effect transistor (FET) AC stable random access memory (RAM) array | |
JPS61280651A (en) | Semiconductor memory unit | |
KR860001058B1 (en) | Semiconductor memory device | |
GB1448588A (en) | Field effect transistor integrated circuit structures protective headgear | |
EP0029099A3 (en) | Semiconductor memory device | |
GB1517206A (en) | Single-transistor storage elements | |
KR860000716A (en) | Dynamic memory cell and manufacturing method | |
IE801591L (en) | Semiconductor structure | |
GB1502334A (en) | Semiconductor data storage arrangements | |
KR850006782A (en) | Semiconductor memory | |
JPS5718356A (en) | Semiconductor memory storage | |
US4123300A (en) | Integrated circuit process utilizing lift-off techniques | |
US5434438A (en) | Random access memory cell with a capacitor | |
JPS5691466A (en) | Selective writing possible semiconductor element | |
GB1418231A (en) | Method for fabricating a semiconductor device | |
GB1360578A (en) | Semiconductor integrated circuits | |
JPS6138620B2 (en) | ||
KR920013728A (en) | Semiconductor Memory and Manufacturing Method | |
JPS5750466A (en) | Semiconductor memory device | |
JPS596068B2 (en) | semiconductor memory device | |
GB1530056A (en) | Semiconductor data storage matrices | |
KR880003428A (en) | Manufacturing method of DRAM cell | |
KR900007233B1 (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed [section 19, patents act 1949] | ||
PCNP | Patent ceased through non-payment of renewal fee |