GB1478709A - Synchronising a digital data receiver - Google Patents
Synchronising a digital data receiverInfo
- Publication number
- GB1478709A GB1478709A GB4411974A GB4411974A GB1478709A GB 1478709 A GB1478709 A GB 1478709A GB 4411974 A GB4411974 A GB 4411974A GB 4411974 A GB4411974 A GB 4411974A GB 1478709 A GB1478709 A GB 1478709A
- Authority
- GB
- United Kingdom
- Prior art keywords
- amplitude
- delay
- samples
- signals
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
- H04L7/007—Detection of the synchronisation error by features other than the received signal transition detection of error based on maximum signal power, e.g. peak value, maximizing autocorrelation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
- H04L25/03114—Arrangements for removing intersymbol interference operating in the time domain non-adaptive, i.e. not adjustable, manually adjustable, or adjustable only during the reception of special signals
- H04L25/03133—Arrangements for removing intersymbol interference operating in the time domain non-adaptive, i.e. not adjustable, manually adjustable, or adjustable only during the reception of special signals with a non-recursive structure
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
- H04L7/0062—Detection of the synchronisation error by features other than the received signal transition detection of error based on data decision error, e.g. Mueller type detection
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Power Engineering (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
1478709 Data receiver synchronization; telegraphy INTERNATIONAL BUSINESS MACHINES CORP 11 Oct 1974 [6 Nov 1973] 44119/74 Headings H4R and H4P In a digital data receiver for signals from a channel producing intersymbol interference the synchronization of the receiver is controlled in response to an error signal derived by correlation of received unequalized signals and information derived from the received equalized signals. As described the transmission mode is multi-level differential phase modulation in which the information is transmitted as amplitude p and phase # of the transmitted signal. The received signal is split into quadrature related component x; and #x i and the components fed to respective transversal equalizers 8 and 9, and also to respective delay circuits 10 and 12. The equalizers are preferably of the type of Specification 1,459,465, having a total delay length 2NT with a main tap at NT. Delay circuits 10 and 12 have a delay 0 = (NT-t) and delay circuits 11 and 12 have delays 2t to provide samples at the points P 1 and P 2 , P 3 and P 4 which are equally spaced Œt about the nominal main tap delay of the transversal equalizer, which should correspond to the maximum pulse amplitude at the equalizer sampling instant. The amplitude of the equalized pulse at the sampling points Œt about the main tap sampling point is determined by correlation of the samples at P 1 , P 2 , P 3 , and P 4 with the values cos #‹/P‹ and sin #‹/P‹ determined from the signal at the output of the equalizer 8, 9. Fig. 2 shows the multipliers 14 to 17 combining circuits 18, 21, integrators 19, 22, squarers 20, 22 and combiner 24 used in the derivation of the pulse amplitude d 1 relevant to the samples P 1 and P 3 , i.e. time (T-t). A similar circuit (not shown) derives the amplitude d 2 relevant to the samples P 2 and P 4 i.e. time (T + t) The difference between d 1 and d 2 is determined in 25 and used to modify the contents of a counter 27, via calibrating unit 26, to alter the phase of the clock signal used to sample the input signals x i ‹ and #x i .
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7340556A FR2250447A5 (en) | 1973-11-06 | 1973-11-06 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1478709A true GB1478709A (en) | 1977-07-06 |
Family
ID=9127747
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB4411974A Expired GB1478709A (en) | 1973-11-06 | 1974-10-11 | Synchronising a digital data receiver |
Country Status (4)
Country | Link |
---|---|
JP (1) | JPS584506B2 (en) |
DE (1) | DE2443870A1 (en) |
FR (1) | FR2250447A5 (en) |
GB (1) | GB1478709A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0141194A2 (en) * | 1983-09-17 | 1985-05-15 | Alcatel N.V. | Circuit arrangement for frame and phase synchronisation of a sampling clock at the receiving end |
US4539689A (en) * | 1978-04-26 | 1985-09-03 | Racal Data Communications, Inc. | Fast learn digital adaptive equalizer |
GB2373421A (en) * | 2001-03-16 | 2002-09-18 | Cambridge Broadband Ltd | Wireless communication system with reduced inter-symbol interference |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4263671A (en) * | 1978-10-19 | 1981-04-21 | Racal-Milgo, Inc. | Sampling clock correction circuit |
JPS63117805A (en) * | 1986-11-05 | 1988-05-21 | Mitsui Eng & Shipbuild Co Ltd | Three-dimensional automatic warehouse |
JPS63117806A (en) * | 1986-11-05 | 1988-05-21 | Mitsui Eng & Shipbuild Co Ltd | Transferring device for three-dimensional automatic warehouse |
US4912726A (en) * | 1987-01-12 | 1990-03-27 | Fujitsu Limited | Decision timing control circuit |
-
1973
- 1973-11-06 FR FR7340556A patent/FR2250447A5/fr not_active Expired
-
1974
- 1974-09-13 DE DE19742443870 patent/DE2443870A1/en active Pending
- 1974-10-11 GB GB4411974A patent/GB1478709A/en not_active Expired
- 1974-11-01 JP JP49125604A patent/JPS584506B2/en not_active Expired
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4539689A (en) * | 1978-04-26 | 1985-09-03 | Racal Data Communications, Inc. | Fast learn digital adaptive equalizer |
EP0141194A2 (en) * | 1983-09-17 | 1985-05-15 | Alcatel N.V. | Circuit arrangement for frame and phase synchronisation of a sampling clock at the receiving end |
EP0141194A3 (en) * | 1983-09-17 | 1987-11-04 | Alcatel N.V. | Circuit arrangement for frame and phase synchronisation of a sampling clock at the receiving end |
GB2373421A (en) * | 2001-03-16 | 2002-09-18 | Cambridge Broadband Ltd | Wireless communication system with reduced inter-symbol interference |
GB2373421B (en) * | 2001-03-16 | 2004-04-14 | Cambridge Broadband Ltd | Wireless communication system |
Also Published As
Publication number | Publication date |
---|---|
FR2250447A5 (en) | 1975-05-30 |
DE2443870A1 (en) | 1975-05-15 |
JPS5081004A (en) | 1975-07-01 |
JPS584506B2 (en) | 1983-01-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4344178A (en) | Costas loop QPSK demodulator | |
GB1531533A (en) | Data transmission system | |
GB1248639A (en) | Data transmission method and system | |
US3697689A (en) | Fine timing recovery system | |
US3522537A (en) | Vestigial sideband transmission system having two channels in quadrature | |
US3715665A (en) | Joint initial setting of attenuator coefficients and sampling time in automatic equalizers for synchronous data transmission systems | |
US4780884A (en) | Suppressed double-sideband communication system | |
US4039748A (en) | Method and device for synchronizing the receiver clock in a data transmission system | |
US3378771A (en) | Quadrature modulation pulse transmission system with improved pulse regeneration at receiver | |
GB1411235A (en) | Automatic equalization system | |
GB1525706A (en) | Automatic passband equalizer for data transmission system | |
GB1375664A (en) | ||
GB1405437A (en) | Data transmission systems | |
GB1478709A (en) | Synchronising a digital data receiver | |
EP1158415B1 (en) | Parallel data interface | |
GB1275850A (en) | High speed digital receiver and transmission system | |
US3400332A (en) | Automatic equalizer for quadrature data channels | |
US4759039A (en) | Simplified recovery of data signals from quadrature-related carrier signals | |
US5121415A (en) | Adjusting filter coefficients | |
US6803791B2 (en) | Equalizing receiver with data to clock skew compensation | |
GB2029675A (en) | Circuit arrangement for generating sampling pulses for use in receiving stations of data transmission | |
US3304500A (en) | Fsk system including means for distributing data pulses into two channels to modulate two separate carrier frequencies | |
GB1385057A (en) | Data transmission | |
GB1252266A (en) | ||
US4207528A (en) | Timing-phase control system for duobinary transmission |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |