GB1466323A - Electronic logic circuit and asequential and asynchronous control system comprising a plurality of such logic circuits - Google Patents
Electronic logic circuit and asequential and asynchronous control system comprising a plurality of such logic circuitsInfo
- Publication number
- GB1466323A GB1466323A GB1509874A GB1509874A GB1466323A GB 1466323 A GB1466323 A GB 1466323A GB 1509874 A GB1509874 A GB 1509874A GB 1509874 A GB1509874 A GB 1509874A GB 1466323 A GB1466323 A GB 1466323A
- Authority
- GB
- United Kingdom
- Prior art keywords
- transistor
- output
- capacitor
- stable
- asequential
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/018—Coupling arrangements; Interface arrangements using bipolar transistors only
- H03K19/01806—Interface arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/28—Modifications for introducing a time delay before switching
Abstract
1466323 Transistor switching and pulse shaping circuits THOMSON-CSF and AGENCE NATIONALE POUR LA VALORISATION DE LA RECHERCHE 4 April 1974 [6 April 1973] 15098/74 Heading H3T A switching circuit for delaying the leading and trailing edges of a pulse by different amounts comprises a capacitor C1 charged through a first resistive path R7, R9, R10 and discharged through a second resistive path R10 to give two different time constants, the assembly being connected between the collector of a first transistor T 5 and a second transistor T 6 acting as a current amplifier and being followed by an output stage T 7 and being fed from a bi-stable 10, 11. When the bi-stable output changes to a logical "0", transistor T 5 is cut off and capacitor C1 charges through resistors R 7 , R 9 , R 10 until transistors T 6 , T 7 switch on to produce a "0" output after a first delay. If the bi-stable output is switched to a "1" level, transistor T 5 is switched on and the capacitor discharges through R 10 until transistors T 6 , T 7 cuts off after a second, different delay to give a "1" output.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7312536A FR2224944B1 (en) | 1973-04-06 | 1973-04-06 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1466323A true GB1466323A (en) | 1977-03-09 |
Family
ID=9117563
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB1509874A Expired GB1466323A (en) | 1973-04-06 | 1974-04-04 | Electronic logic circuit and asequential and asynchronous control system comprising a plurality of such logic circuits |
Country Status (4)
Country | Link |
---|---|
DE (1) | DE2416731A1 (en) |
FR (1) | FR2224944B1 (en) |
GB (1) | GB1466323A (en) |
IT (1) | IT1005941B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1982002808A1 (en) * | 1981-02-06 | 1982-08-19 | Ludowyk Christopher John | Gating circuit |
-
1973
- 1973-04-06 FR FR7312536A patent/FR2224944B1/fr not_active Expired
-
1974
- 1974-04-04 GB GB1509874A patent/GB1466323A/en not_active Expired
- 1974-04-04 IT IT5013674A patent/IT1005941B/en active
- 1974-04-05 DE DE19742416731 patent/DE2416731A1/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1982002808A1 (en) * | 1981-02-06 | 1982-08-19 | Ludowyk Christopher John | Gating circuit |
US4494013A (en) * | 1981-02-06 | 1985-01-15 | The Commonwealth Of Australia | Gating circuit with spurious signal prevention means |
Also Published As
Publication number | Publication date |
---|---|
FR2224944A1 (en) | 1974-10-31 |
DE2416731A1 (en) | 1974-10-24 |
FR2224944B1 (en) | 1977-08-05 |
IT1005941B (en) | 1976-09-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1523080A (en) | Fet delay circuits | |
GB1480355A (en) | Synchronizing circuits | |
GB1491846A (en) | Monostable multivibrator circuit | |
GB1473568A (en) | Mos control circuit | |
GB1464436A (en) | Analogue gates | |
GB1031358A (en) | Pulse resynchronizing system | |
GB1466323A (en) | Electronic logic circuit and asequential and asynchronous control system comprising a plurality of such logic circuits | |
GB1330679A (en) | Tri-level voltage generator circuit | |
GB1472969A (en) | Protected mos circuit | |
GB1159773A (en) | Improvements relating to Gating Devices. | |
GB1270512A (en) | Transistor delay circuit | |
GB1414263A (en) | Bipolar and insulated gate field effect transistor circuits | |
GB1107151A (en) | Improvements in or relating to control systems for electric motors | |
GB1476142A (en) | Bridge switching amplifiers | |
GB1156025A (en) | Improvements in and relating to a Delay Circuit for a Time-Lag Relay. | |
GB1339387A (en) | Pulse shaping circuit | |
GB1282668A (en) | A pulse regenerating circuit | |
GB1233367A (en) | ||
GB1118539A (en) | Logic transistor circuit | |
GB1146402A (en) | Drive circuit for lines including inductance | |
SU714636A1 (en) | Controllable pulse shaper | |
JPS575432A (en) | Delay time variable type logical gate circuit | |
JPS54128660A (en) | Circuit unit for ternary output | |
SU377869A1 (en) | SAMPLE CURRENT SHELLER | |
SU1264328A1 (en) | Pulse switch with storing control signal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |