GB1440114A - Universal digital data system - Google Patents
Universal digital data systemInfo
- Publication number
- GB1440114A GB1440114A GB4052773A GB4052773A GB1440114A GB 1440114 A GB1440114 A GB 1440114A GB 4052773 A GB4052773 A GB 4052773A GB 4052773 A GB4052773 A GB 4052773A GB 1440114 A GB1440114 A GB 1440114A
- Authority
- GB
- United Kingdom
- Prior art keywords
- analogue
- digital
- signals
- clock
- recording
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
- G11B20/1407—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol
- G11B20/1419—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol to or from biphase level coding, i.e. to or from codes where a one is coded as a transition from a high to a low level during the middle of a bit cell and a zero is encoded as a transition from a low to a high level during the middle of a bit cell or vice versa, e.g. split phase code, Manchester code conversion to or from biphase space or mark coding, i.e. to or from codes where there is a transition at the beginning of every bit cell and a one has no second transition and a zero has a second transition one half of a bit period later or vice versa, e.g. double frequency code, FM code
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US28466372A | 1972-08-29 | 1972-08-29 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1440114A true GB1440114A (en) | 1976-06-23 |
Family
ID=23091047
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB4052773A Expired GB1440114A (en) | 1972-08-29 | 1973-08-28 | Universal digital data system |
Country Status (4)
| Country | Link |
|---|---|
| DE (1) | DE2343126A1 (enrdf_load_stackoverflow) |
| FR (1) | FR2198665A5 (enrdf_load_stackoverflow) |
| GB (1) | GB1440114A (enrdf_load_stackoverflow) |
| NL (1) | NL7311894A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2309924A1 (fr) * | 1975-04-29 | 1976-11-26 | Erap | Systeme de saisie de donnees |
-
1973
- 1973-08-27 DE DE19732343126 patent/DE2343126A1/de not_active Ceased
- 1973-08-28 GB GB4052773A patent/GB1440114A/en not_active Expired
- 1973-08-29 NL NL7311894A patent/NL7311894A/xx not_active Application Discontinuation
- 1973-08-29 FR FR7331225A patent/FR2198665A5/fr not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| FR2198665A5 (enrdf_load_stackoverflow) | 1974-03-29 |
| NL7311894A (enrdf_load_stackoverflow) | 1974-03-04 |
| DE2343126A1 (de) | 1974-03-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0439903A3 (en) | Recording system | |
| ES391155A1 (es) | Sistema de sincronizacion de cuadros. | |
| US4348754A (en) | Digital delay for high quality audio use | |
| GB1517750A (en) | Reframing circuit for a time division multiplex system | |
| GB1518983A (en) | Line concentrator | |
| GB1440114A (en) | Universal digital data system | |
| JPS5774806A (en) | Synchronizing reproduction system | |
| US3979561A (en) | Level-code encoded multiplexer | |
| GB1383168A (en) | Receiver for a data transmission system | |
| GB1489284A (en) | Multi-channel modulating arrangement | |
| JPS5723815A (en) | Phase synchronization type multipen recorder | |
| JPS57158007A (en) | Pcm recording and reproducing device | |
| JPS5525843A (en) | Recorder for multi-channel signal | |
| SU801052A1 (ru) | Устройство дл синхронизацииМНОгОКАНАльНОгО ВОСпРОизВЕдЕНи С НОСиТЕл МАгНиТНОй зАпиСи | |
| SU822251A1 (ru) | Многоканальное устройство дл зАпиСи и ВОСпРОизВЕдЕНи иНфОРМАции | |
| JPS5246806A (en) | Multi-channel reproducer equipped with device for compensting drop-out | |
| SU978189A1 (ru) | Устройство магнитной записи и воспроизведени информации | |
| SU1216802A1 (ru) | Устройство дл синхронного воспроизведени магнитограмм | |
| JP2576953B2 (ja) | デイスク再生装置 | |
| ES302684A3 (es) | Un aparato para obtener datos sismicos digitales | |
| SU949682A1 (ru) | Устройство дл цифровой магнитной записи и воспроизведени многоканальной асинхронной информации | |
| SU1051567A1 (ru) | Способ многоканальной магнитной записи-воспроизведени аналоговой информации | |
| GB1165268A (en) | PCM Synchronisation Circuit | |
| SU572835A1 (ru) | Способ временного выравнивани двоичной информации в аппаратуре магнитной записи | |
| SU732983A2 (ru) | Способ временного выравнивани двоичной информации в аппаратуре магнитной записи |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed | ||
| PCNP | Patent ceased through non-payment of renewal fee |