GB1436345A - Semiconductor switching circuit - Google Patents
Semiconductor switching circuitInfo
- Publication number
- GB1436345A GB1436345A GB2217573A GB2217573A GB1436345A GB 1436345 A GB1436345 A GB 1436345A GB 2217573 A GB2217573 A GB 2217573A GB 2217573 A GB2217573 A GB 2217573A GB 1436345 A GB1436345 A GB 1436345A
- Authority
- GB
- United Kingdom
- Prior art keywords
- clock
- fet
- data
- signals
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/096—Synchronous circuits, i.e. using clock signals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/18—Digital stores in which the information is moved stepwise, e.g. shift registers using capacitors as main elements of the stages
- G11C19/182—Digital stores in which the information is moved stepwise, e.g. shift registers using capacitors as main elements of the stages in combination with semiconductor elements, e.g. bipolar transistors, diodes
- G11C19/188—Organisation of a multiplicity of shift registers, e.g. regeneration, timing or input-output circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Nonlinear Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Shift Register Type Memory (AREA)
- Logic Circuits (AREA)
Abstract
1436345 Clock pulse generators; logic circuits GENERAL INSTRUMENT CORP 9 May 1973 [24 July 1972] 22175/73 Heading H3T [Also in Division G4] In a circuit comprising semi-conductor switches QC, Figs. 1 and 5, actuated under the control of timed clock signals # to transfer signals, at least one of the switches such as QC 1 , Fig. 1 or QC 2 and QC n , Fig. 5, requires more usable clock time for transferring signals than others of the switches, two sets of clock signals #1F, #2F and #1S, #2S are generated, Fig. 3, each set includes out of phase signals and corresponding signals of each set are like phased and the clock signals of a first of the sets of clock signals is operatively connected to at least one of the switches QC 1 , QC 2 , QC n requiring the more usable clock time and a second of the sets of clock signals is operatively connected to others of the switches so as to provide the at least one switch QC 1 , QC 2 , QC n with increased usable clock time for signal transfer. The FET clock pulse generator shown in Fig. 3 produces two pairs of clock pulses #1F, #2F and #1S, #2S (Fig. 4, not shown) from a single clock pulse input to Q 1 . These clock pulses are delyed due to inherent propagation delays in the FET stages 24, 26, 40, 46 and the trailing edge is delayed due to the load capacitance CL, CH connected to the outputs 32, 48. Additional circuitry may be provided for generating pairs of clock signals having three four or more phases. In order to reduce this edge delay for the pair of clock pulses #1F and #2F so as to provide maximum usable clock pulse time the clock pulses #1F and #2F are used to switch the input and output stages only of a shift register, Fig. 1, which are slower in transferring signals than the intermediate stages of the register due to connections to input and output circuits such as TTL logic chips. The intermediate stages are clocked by the other pair of clock pulses #1S, #2S which have greater propagation and edge delays due to the greater number of clock pulse generator stages and the greater total capacitive loading CH. These clock pulses #1S, #2S provide less usable clock pulse time, but sufficient to switch the faster acting intermediate stages of the shift register, which enables reduced clock pulse generator power. A FET Q 3 is connected in parallel with a FET Q 2 and is effective to OR the inverted output with the complementary #2F clock phase to insure against slight overlaps. The pairs of clock pulses from the clock generator of Fig. 3 may be used in driving an MOS multiplexed shift register, Fig. 5, where a first register 50 samples data input during the first clock pulse signal and a second register 52, identical to the register 50, samples the data during the second clock signal. The data is sampled twice in each clock period and the system operates at twice the frequency of the system clock. An output circuit 70 including a NOR gate 100 and a push pull output amplifier 102 provides multiplexing of the data occurring at both the register outputs 68 so as to provide a common output. When a write input signal at 60 is negative the outputs 94, 82 from the write input circuit 58 turn FET Q 28 off and FET Q 15 on so that data recirculate circuit 62 functions to feed the output data from 68 back to input 64 via FET Q 29a to an input FET Q 29 of the shift register 50. The conduction of FET Q 15 blocks output from the data input circuit 54. When the write input signal at 60 is positive, FET Q 28 is conductive and FET Q 15 is turned off so that a data input signal at 56 is fed via FET Q 21 to an input FET Q 22 of the shift register 50. The output from the recirculate circuit 62 is blocked by the conductive FET Q 28 . The use of the clock signals #1F and #2F to control the two stage data recirculate circuit 62 ensures synchronization of the input signals to the NOR gates Q 26 and Q 28 , Q 29 and Q 32 and Q 13 and Q 15 . As the data transfer through the data input circuit 54 or the data recirculate circuit 62 is obtained under control of the clock signals #1F, #2F the first stage of the first bit B1 of the register 50 may invert and transfer data within the same clock cycle by clocking the transfer FET QC 1 with the #2S signal. If the next stage of the register S2 is clocked by the #1F signal the first stage of the second bit B2 may be clocked by the #1S signal to obtain two inversions within one half of one clock cycle. At the end of two clock cycles the-data has been transferred to the output of bit B2 of the register thereby recovering the one bit delay which would otherwise be incurred by the two stage data input or data recirculate circuits 52 and 62. The alternate use of the #F and #S clock signals may be continued beyond the second bit B2 but will increase the propagation and edge delays of the #F clock outputs. The clock signals #1F and #2F are preferably not used for more than a few bits of the register, the bulk of the register being clocked by the clock signals #1S and #2S.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US27430872A | 1972-07-24 | 1972-07-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1436345A true GB1436345A (en) | 1976-05-19 |
Family
ID=23047657
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB2217573A Expired GB1436345A (en) | 1972-07-24 | 1973-05-09 | Semiconductor switching circuit |
Country Status (4)
Country | Link |
---|---|
JP (1) | JPS5710517B2 (en) |
CA (1) | CA987746A (en) |
DE (1) | DE2337555C3 (en) |
GB (1) | GB1436345A (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5198932A (en) * | 1975-02-26 | 1976-08-31 | Deijitarukairono seigyohoshiki | |
JPS6032202Y2 (en) * | 1980-02-21 | 1985-09-26 | 株式会社明電舎 | Vibratory pile driver control device |
JPS56118123A (en) * | 1980-02-25 | 1981-09-17 | Matsushita Electric Ind Co Ltd | Microcomputer circuit |
CN112751550B (en) * | 2020-05-26 | 2024-04-19 | 上海韬润半导体有限公司 | Clock generation circuit and method, analog-digital converter and storage medium |
-
1973
- 1973-04-24 CA CA169,300A patent/CA987746A/en not_active Expired
- 1973-05-09 GB GB2217573A patent/GB1436345A/en not_active Expired
- 1973-07-24 JP JP8280173A patent/JPS5710517B2/ja not_active Expired
- 1973-07-24 DE DE19732337555 patent/DE2337555C3/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS5710517B2 (en) | 1982-02-26 |
DE2337555B2 (en) | 1977-08-11 |
JPS4960144A (en) | 1974-06-11 |
DE2337555A1 (en) | 1974-02-07 |
CA987746A (en) | 1976-04-20 |
DE2337555C3 (en) | 1978-04-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4645944A (en) | MOS register for selecting among various data inputs | |
US4691122A (en) | CMOS D-type flip-flop circuits | |
US5706484A (en) | Method for eliminating transition direction sensitive timing skews in a source synchronous design | |
US3740660A (en) | Multiple phase clock generator circuit with control circuit | |
GB1342099A (en) | Logic circuit using complementary type insulated gate field effect transistors | |
US4367420A (en) | Dynamic logic circuits operating in a differential mode for array processing | |
US3986046A (en) | Dual two-phase clock system | |
US4011465A (en) | MOSFET detecting and synchronizing circuit for asynchronous digital data | |
US4554465A (en) | 4-Phase clock generator | |
KR20000052545A (en) | Static clock pulse generator, spatial light modulator and display | |
US5426380A (en) | High speed processing flip-flop | |
WO2020001167A1 (en) | Dynamic d flip-flop, data operation unit, chip, hash board and computing device | |
US4866310A (en) | Clock signal generator | |
US3641366A (en) | Multiphase field effect transistor driver multiplexing circuit | |
US4317053A (en) | High speed synchronization circuit | |
US3735277A (en) | Multiple phase clock generator circuit | |
US5936449A (en) | Dynamic CMOS register with a self-tracking clock | |
US3638036A (en) | Four-phase logic circuit | |
US5202908A (en) | Shift register | |
US4933571A (en) | Synchronizing flip-flop circuit configuration | |
GB1436345A (en) | Semiconductor switching circuit | |
JP3071347B2 (en) | Digital signal transmission circuit | |
JP3173408B2 (en) | Signal multiplexing circuit | |
JPH0326107A (en) | Logic circuit | |
JPH05283984A (en) | 2-stage cmos latch circuit having single wire clock |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |