GB1428505A - Permutation network - Google Patents

Permutation network

Info

Publication number
GB1428505A
GB1428505A GB3937573A GB3937573A GB1428505A GB 1428505 A GB1428505 A GB 1428505A GB 3937573 A GB3937573 A GB 3937573A GB 3937573 A GB3937573 A GB 3937573A GB 1428505 A GB1428505 A GB 1428505A
Authority
GB
United Kingdom
Prior art keywords
bit
data
row
network
selectors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB3937573A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Goodyear Aerospace Corp
Original Assignee
Goodyear Aerospace Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Goodyear Aerospace Corp filed Critical Goodyear Aerospace Corp
Publication of GB1428505A publication Critical patent/GB1428505A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/762—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data having at least two separately controlled rearrangement levels, e.g. multistage interconnection networks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0207—Addressing or allocation; Relocation with multidimensional access, e.g. row/column, matrix
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G06F5/015—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising having at least two separately controlled shifting levels, e.g. using shifting matrices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Memory System (AREA)
  • Complex Calculations (AREA)
  • Error Detection And Correction (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
GB3937573A 1972-09-25 1973-08-21 Permutation network Expired GB1428505A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US00291850A US3812467A (en) 1972-09-25 1972-09-25 Permutation network

Publications (1)

Publication Number Publication Date
GB1428505A true GB1428505A (en) 1976-03-17

Family

ID=23122122

Family Applications (1)

Application Number Title Priority Date Filing Date
GB3937573A Expired GB1428505A (en) 1972-09-25 1973-08-21 Permutation network

Country Status (12)

Country Link
US (1) US3812467A (fr)
JP (1) JPS5836433B2 (fr)
AR (1) AR199686A1 (fr)
BE (1) BE805292A (fr)
CA (1) CA1003118A (fr)
CH (1) CH599631A5 (fr)
DE (1) DE2347387A1 (fr)
FR (1) FR2200989A5 (fr)
GB (1) GB1428505A (fr)
IT (1) IT1004022B (fr)
NL (1) NL7312997A (fr)
SE (1) SE393692B (fr)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3936806A (en) * 1972-07-12 1976-02-03 Goodyear Aerospace Corporation Solid state associative processor organization
US4099256A (en) * 1976-11-16 1978-07-04 Bell Telephone Laboratories, Incorporated Method and apparatus for establishing, reading, and rapidly clearing a translation table memory
US4162534A (en) * 1977-07-29 1979-07-24 Burroughs Corporation Parallel alignment network for d-ordered vector elements
US4223391A (en) * 1977-10-31 1980-09-16 Burroughs Corporation Parallel access alignment network with barrel switch implementation for d-ordered vector elements
FR2438296B1 (fr) * 1978-10-05 1986-06-13 Burroughs Corp Reseau d'alignement avec acces parallele
EP0114852B1 (fr) * 1982-07-21 1987-11-11 Gec-Marconi Limited Systeme de memoire a acces multi-dimensionnel
US4727474A (en) * 1983-02-18 1988-02-23 Loral Corporation Staging memory for massively parallel processor
DE3689960T2 (de) * 1985-01-24 1994-11-10 Nec Corp Schaltungsanordnung zur zentralisierten Steuerung eines Vermittlungsnetzwerkes.
US4670856A (en) * 1985-03-07 1987-06-02 Matsushita Electric Industrial Co., Ltd. Data storage apparatus
US4984189A (en) * 1985-04-03 1991-01-08 Nec Corporation Digital data processing circuit equipped with full bit string reverse control circuit and shifter to perform full or partial bit string reverse operation and data shift operation
US4999808A (en) * 1986-09-26 1991-03-12 At&T Bell Laboratories Dual byte order data processor
US4882683B1 (en) * 1987-03-16 1995-11-07 Fairchild Semiconductor Cellular addrssing permutation bit map raster graphics architecture
US5111389A (en) * 1987-10-29 1992-05-05 International Business Machines Corporation Aperiodic mapping system using power-of-two stride access to interleaved devices
JPH05506113A (ja) * 1990-01-05 1993-09-02 マスパー・コンピューター・コーポレイション 並列プロセッサメモリシステム
WO1991010198A1 (fr) * 1990-01-05 1991-07-11 Maspar Computer Corporation Puce d'acheminement a personnalisations a barres croisees et hyperbarres quadruples
US5280474A (en) * 1990-01-05 1994-01-18 Maspar Computer Corporation Scalable processor to processor and processor-to-I/O interconnection network and method for parallel processing arrays
US5524256A (en) * 1993-05-07 1996-06-04 Apple Computer, Inc. Method and system for reordering bytes in a data stream
US5598514A (en) * 1993-08-09 1997-01-28 C-Cube Microsystems Structure and method for a multistandard video encoder/decoder
US5815736A (en) * 1995-05-26 1998-09-29 National Semiconductor Corporation Area and time efficient extraction circuit
WO1997007451A2 (fr) * 1995-08-16 1997-02-27 Microunity Systems Engineering, Inc. Procede et dispositif concernant la realisation d'operations de manipulations de donnees
US5910909A (en) * 1995-08-28 1999-06-08 C-Cube Microsystems, Inc. Non-linear digital filters for interlaced video signals and method thereof
US20030002474A1 (en) * 2001-03-21 2003-01-02 Thomas Alexander Multi-stream merge network for data width conversion and multiplexing
US6549444B2 (en) * 2001-04-12 2003-04-15 Samsung Electronics Co., Ltd. Memory device with prefetched data ordering distributed in prefetched data path logic, circuit, and method of ordering prefetched data
US6754741B2 (en) 2001-05-10 2004-06-22 Pmc-Sierra, Inc. Flexible FIFO system for interfacing between datapaths of variable length
CA2356572A1 (fr) 2001-08-30 2003-02-28 Heng Liao Processeur de concatenation virtuelle a l'emission
US7000136B1 (en) 2002-06-21 2006-02-14 Pmc-Sierra, Inc. Efficient variably-channelized SONET multiplexer and payload mapper
US20060171233A1 (en) * 2005-01-18 2006-08-03 Khaled Fekih-Romdhane Near pad ordering logic
US7761694B2 (en) * 2006-06-30 2010-07-20 Intel Corporation Execution unit for performing shuffle and other operations
JP5203594B2 (ja) * 2006-11-07 2013-06-05 株式会社東芝 暗号処理回路及び暗号処理方法
JP4851947B2 (ja) * 2007-01-29 2012-01-11 株式会社東芝 論理回路
US10832241B2 (en) * 2017-10-11 2020-11-10 International Business Machines Corporation Transaction reservation for block space on a blockchain

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3371320A (en) * 1965-03-12 1968-02-27 Sperry Rand Corp Multipurpose matrix
US3800289A (en) * 1972-05-15 1974-03-26 Goodyear Aerospace Corp Multi-dimensional access solid state memory

Also Published As

Publication number Publication date
DE2347387A1 (de) 1974-03-28
FR2200989A5 (fr) 1974-04-19
CH599631A5 (fr) 1978-05-31
BE805292A (fr) 1974-01-16
JPS4973040A (fr) 1974-07-15
CA1003118A (en) 1977-01-04
SE393692B (sv) 1977-05-16
JPS5836433B2 (ja) 1983-08-09
AR199686A1 (es) 1974-09-23
NL7312997A (fr) 1974-03-27
IT1004022B (it) 1976-07-10
US3812467A (en) 1974-05-21

Similar Documents

Publication Publication Date Title
GB1428505A (en) Permutation network
CA1175154A (fr) Circuit de decalage
US4727474A (en) Staging memory for massively parallel processor
GB1423397A (en) Multi-dimensional access solid state memory
GB853551A (en) Improvements in data transmission systems
US4095283A (en) First in-first out memory array containing special bits for replacement addressing
US4984189A (en) Digital data processing circuit equipped with full bit string reverse control circuit and shifter to perform full or partial bit string reverse operation and data shift operation
US3593317A (en) Partitioning logic operations in a generalized matrix system
GB1259967A (en) Digital electric computers
US3101468A (en) Arrangement for the storing of binary informations, arriving in series or series-parallel, in a storage chain or a storage matrix
US4800535A (en) Interleaved memory addressing system and method using a parity signal
US3742144A (en) Interconnected loop digital transmission system
US4162534A (en) Parallel alignment network for d-ordered vector elements
US3781819A (en) Shift unit for variable data widths
EP0139094A2 (fr) Système d'affichage à balayage à trame avec un comparateur pour plusieurs plans de mémoire
CA2000145C (fr) Controleur de transfert de donnees
US4155070A (en) Code-converter with preservation of parity
US3659274A (en) Flow-through shifter
US4335372A (en) Digital scaling apparatus
US4030078A (en) Dynamic memory arrangement for providing noncyclic data permutations
US3231867A (en) Dynamic data storage circuit
US3739354A (en) Variable capacity memory
US4130877A (en) Binary multiplier using identical memories or identical networks
US3419851A (en) Content addressed memories
KR100205351B1 (ko) 반도체 기억 장치의 주소 정렬 장치

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]
PCNP Patent ceased through non-payment of renewal fee