GB1410838A - Peripheral controllers in digital computer subsystems - Google Patents

Peripheral controllers in digital computer subsystems

Info

Publication number
GB1410838A
GB1410838A GB2315173A GB2315173A GB1410838A GB 1410838 A GB1410838 A GB 1410838A GB 2315173 A GB2315173 A GB 2315173A GB 2315173 A GB2315173 A GB 2315173A GB 1410838 A GB1410838 A GB 1410838A
Authority
GB
United Kingdom
Prior art keywords
adaptor
port
register
interrupt
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB2315173A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Italia SpA
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Italia SpA
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Italia SpA, Honeywell Information Systems Inc filed Critical Honeywell Information Systems Italia SpA
Publication of GB1410838A publication Critical patent/GB1410838A/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
GB2315173A 1972-05-15 1973-05-15 Peripheral controllers in digital computer subsystems Expired GB1410838A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US26033672A 1972-05-15 1972-05-15
US25321172A 1972-05-15 1972-05-15

Publications (1)

Publication Number Publication Date
GB1410838A true GB1410838A (en) 1975-10-22

Family

ID=26943033

Family Applications (1)

Application Number Title Priority Date Filing Date
GB2315173A Expired GB1410838A (en) 1972-05-15 1973-05-15 Peripheral controllers in digital computer subsystems

Country Status (3)

Country Link
DE (1) DE2324543A1 (enrdf_load_stackoverflow)
FR (1) FR2185300A5 (enrdf_load_stackoverflow)
GB (1) GB1410838A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4363094A (en) 1977-12-29 1982-12-07 M/A-COM DDC, Inc. Communications processor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4363094A (en) 1977-12-29 1982-12-07 M/A-COM DDC, Inc. Communications processor

Also Published As

Publication number Publication date
DE2324543A1 (de) 1973-11-29
DE2324543C2 (enrdf_load_stackoverflow) 1989-01-05
FR2185300A5 (enrdf_load_stackoverflow) 1973-12-28

Similar Documents

Publication Publication Date Title
US4271466A (en) Direct memory access control system with byte/word control of data bus
US4631670A (en) Interrupt level sharing
US4096569A (en) Data processing system having distributed priority network with logic for deactivating information transfer requests
US5497501A (en) DMA controller using a predetermined number of transfers per request
EP0166272B1 (en) Processor bus access
US4519034A (en) I/O Bus clock
US3909790A (en) Minicomputer with selector channel input-output system and interrupt system
GB1365838A (en) Data handling system
US3728693A (en) Programmatically controlled interrupt system for controlling input/output operations in a digital computer
CA1117665A (en) Programmable communications controller
EP0518488A1 (en) Bus interface and processing system
US4218739A (en) Data processing interrupt apparatus having selective suppression control
EP0375194A2 (en) Dual port RAM
US5070473A (en) Microprocessor
US5954813A (en) Data processor with transparent operation during a background mode and method therefor
US4084233A (en) Microcomputer apparatus
US4177515A (en) Interrupt adapter for data processing systems
GB1148262A (en) Digital computing system
GB1410838A (en) Peripheral controllers in digital computer subsystems
US3911409A (en) Data processing interface system
GB1595471A (en) Computer system
US4180855A (en) Direct memory access expander unit for use with a microprocessor
US4225917A (en) Error driven interrupt for polled MPU systems
US3544965A (en) Data processing system
US5179706A (en) Method and apparatus for preventing bus contention problems between two processors

Legal Events

Date Code Title Description
PS Patent sealed
PCNP Patent ceased through non-payment of renewal fee