GB1406924A - Timing pulse circuits - Google Patents
Timing pulse circuitsInfo
- Publication number
- GB1406924A GB1406924A GB2062373A GB2062373A GB1406924A GB 1406924 A GB1406924 A GB 1406924A GB 2062373 A GB2062373 A GB 2062373A GB 2062373 A GB2062373 A GB 2062373A GB 1406924 A GB1406924 A GB 1406924A
- Authority
- GB
- United Kingdom
- Prior art keywords
- pulse
- divider
- value
- ewr
- count
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 102100034033 Alpha-adducin Human genes 0.000 abstract 3
- 101000799076 Homo sapiens Alpha-adducin Proteins 0.000 abstract 3
- 101000629598 Rattus norvegicus Sterol regulatory element-binding protein 1 Proteins 0.000 abstract 3
- 230000010354 integration Effects 0.000 abstract 2
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
- G11B20/1407—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol
- G11B20/1419—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol to or from biphase level coding, i.e. to or from codes where a one is coded as a transition from a high to a low level during the middle of a bit cell and a zero is encoded as a transition from a low to a high level during the middle of a bit cell or vice versa, e.g. split phase code, Manchester code conversion to or from biphase space or mark coding, i.e. to or from codes where there is a transition at the beginning of every bit cell and a one has no second transition and a zero has a second transition one half of a bit period later or vice versa, e.g. double frequency code, FM code
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19722221455 DE2221455C3 (de) | 1972-05-02 | 1972-05-02 | Schaltungsanordnung zum Erzeugen von Taktimpulsen |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1406924A true GB1406924A (en) | 1975-09-17 |
Family
ID=5843846
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB2062373A Expired GB1406924A (en) | 1972-05-02 | 1973-05-01 | Timing pulse circuits |
Country Status (5)
| Country | Link |
|---|---|
| BE (1) | BE799004R (https=) |
| DE (1) | DE2221455C3 (https=) |
| FR (1) | FR2182799B2 (https=) |
| GB (1) | GB1406924A (https=) |
| IT (1) | IT1035602B (https=) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4425646A (en) | 1980-07-11 | 1984-01-10 | Tokyo Shibaura Denki Kabushiki Kaisha | Input data synchronizing circuit |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2906200C3 (de) * | 1979-02-17 | 1982-02-11 | Philips Patentverwaltung Gmbh, 2000 Hamburg | Synchronisieranordnung |
| DE3202945C2 (de) * | 1982-01-29 | 1985-12-05 | Siemens AG, 1000 Berlin und 8000 München | Verfahren und Anordnung zur Erzeugung von Fensterimpulsen (Daten- und gegebenenfalls Taktfensterimpulsen) für eine Separatorschaltung zur Trennung der Datenimpulse von Begleitimpulsen beim Lesen von Magnetband- oder Plattenspeichern, insbesondere von Floppy-Disk-Speichern |
-
1972
- 1972-05-02 DE DE19722221455 patent/DE2221455C3/de not_active Expired
- 1972-12-29 FR FR7246923A patent/FR2182799B2/fr not_active Expired
-
1973
- 1973-04-27 IT IT2348573A patent/IT1035602B/it active
- 1973-05-01 GB GB2062373A patent/GB1406924A/en not_active Expired
- 1973-05-02 BE BE130666A patent/BE799004R/xx active
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4425646A (en) | 1980-07-11 | 1984-01-10 | Tokyo Shibaura Denki Kabushiki Kaisha | Input data synchronizing circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| DE2221455B2 (de) | 1974-09-12 |
| DE2221455C3 (de) | 1975-06-19 |
| FR2182799A2 (https=) | 1973-12-14 |
| BE799004R (fr) | 1973-11-05 |
| DE2221455A1 (de) | 1973-11-15 |
| FR2182799B2 (https=) | 1978-05-26 |
| IT1035602B (it) | 1979-10-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3798650A (en) | Means for synchronizing clocks in a time ordered communications system | |
| US3668315A (en) | Receiver timing and synchronization system | |
| GB748771A (en) | Electrical binary-digital pulse signalling systems | |
| US4309662A (en) | Circuit for rapidly resynchronizing a clock | |
| GB1047639A (en) | Improvements in or relating to time division transmission systems | |
| GB1296809A (https=) | ||
| GB1399513A (en) | Method and circuit for timing singal derivation from received data | |
| ES414591A1 (es) | Un sistema de sincronizacion de cuadro. | |
| GB1406924A (en) | Timing pulse circuits | |
| US3684964A (en) | Decoding system and method for generating time signals | |
| GB1301598A (https=) | ||
| US5070517A (en) | Method and circuit for retuning the frequency of a frequency source | |
| GB1534053A (en) | Distinguishing valid from invalid transitions in a two level logic signal | |
| FI113816B (fi) | Signaaligeneraattori sekä sellaisen käsittävä langaton matkaviestinjärjestelmä | |
| US3141930A (en) | Digital signal synchronizer system | |
| GB1454531A (en) | Frequency comparison circuit arrangements | |
| GB1044096A (en) | Improvements relating to frequency control circuits for oscillators | |
| GB1360148A (en) | Devices for synchronising telegraph signals | |
| GB1169798A (en) | Synchronization Monitor Apparatus | |
| GB1237136A (en) | Improvements in or relating to synchronizers | |
| GB1121373A (en) | Data receiving terminal | |
| GB1515740A (en) | Zero code suppression in data transmission systems | |
| GB1152210A (en) | Synchronizing System | |
| US3160821A (en) | Synchronizing system for pulse sources | |
| GB1178430A (en) | Device for Bringing a Square Signal into Phase with an Incoming Pulse Series. |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed | ||
| PCNP | Patent ceased through non-payment of renewal fee |