GB1403805A - Testing of non-linear circuits - Google Patents
Testing of non-linear circuitsInfo
- Publication number
- GB1403805A GB1403805A GB1210973A GB1210973A GB1403805A GB 1403805 A GB1403805 A GB 1403805A GB 1210973 A GB1210973 A GB 1210973A GB 1210973 A GB1210973 A GB 1210973A GB 1403805 A GB1403805 A GB 1403805A
- Authority
- GB
- United Kingdom
- Prior art keywords
- circuit
- sequence
- bad
- fault
- steps
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
- G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequences by preliminary fault modelling, e.g. analysis, simulation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
- G01R31/318385—Random or pseudo-random test pattern
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
1403805 Circuit testing systems INTERNATIONAL BUSINESS MACHINES CORP 13 March 1973 [17 March 1972] 12109/73 Heading G4A A system for determining which steps of a test pattern comprising a number of sequential steps are required in order to detect all possible "stuck" faults in a non-linear electrical circuit includes computer simulation of the fault-free (good) circuit and of faulty (bad) circuits. A stuck fault is one in which a node of the circuit is fixed at a certain voltage level. Each faulty circuit simulation simulates the circuit when a particular one of the stuck faults exists in it. The circuit is non-linear in that its output depends upon the sequence of signals fed to its input nodes. In the case of a circuit in which each node can take either of two levels, e.g. a binary logic circuit, a test pattern is formed, e.g. by use of a pseudo-random number generator, comprising all possible combinations of bits in parallel to be fed in turn to the input nodes (20, Fig. 1, not shown). Each combination is identified by an ordinal number. A list of the possible single stuck faults is also made (21); this will be twice the number of nodes in the circuit. The parallel bit signal forming the first step of the test pattern is now applied to the computer simulations of the good circuit and each bad circuit in turn (25). The output signals of the good circuit are compared with those of each bad circuit (26). If there is an inequality the pattern step ordinal number and the identity of the relevant bad circuit are stored (28), and this bad circuit takes no further part in subsequent comparisons. The next step of the test pattern is now applied to the good and the remaining bad circuits, the outputs compared, and the step number and identities of any bad circuits resulting in inequality are stored, as before. This procedure is repeated until the identities of all the bad circuits are stored (30). It is now necessary to determine, for each bad circuit, how many of the sequential steps of the test pattern are necessary to locate the fault. A counter is set to indicate the number of possible faults (33, Fig. 1A, not shown). The highest stored step number n is applied to the good circuit simulation and to the bad circuit simulation which was identified by this step (34). If the outputs of the circuits are equal (37) there are applied to the circuits the test pattern steps n-1 followed by n (39), and a further comparison is made (37). This procedure is repeated, the sequence of steps being increased by one in the direction of decreasing ordinal number in each cycle, until there is inequality of output at (for example) the i-th step. This sequence of steps i to n is therefore necessary to identify this particular stuck fault and is stored (40). The counter is now decremented (41) and the next highest stored step number applied to good and relevant bad circuits, as before, to find the steps necessary to identify the fault. This is repeated until sequences of steps have been found for each fault. A sequence may consist of only one step. The sequences of steps represent those few steps of the original test pattern necessary to identify all stuck faults. Further reduction in the number of necessary steps may be possible since some of the step sequences may be able to identify more than one fault. This reduction is obtained as follows. When a step sequence i to n has been formed in respect of a particular fault (40) and the counter decremented (41), this sequence is applied to the good circuit and each bad circuit corresponding to the remaining faults, (51, Fig. 2, not shown). If any bad circuit output disagrees with the good circuit output (52) this means that the corresponding fault also is identified by the sequence. This fault is therefore now associated with this sequence (53) and removed from the list of faults (54). The counter is decremented by the additional number of faults identified by the sequence (55) and the next sequence i to n determined in respect of the fault associated with the next highest stored step, as before (34-40). When this sequence is found, it is again determined whether the sequence will identify any remaining faults, as just described, and so on. The resulting step sequence are the minimum necessary to identify all stuck faults.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US23548572A | 1972-03-17 | 1972-03-17 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1403805A true GB1403805A (en) | 1975-08-28 |
Family
ID=22885702
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB1210973A Expired GB1403805A (en) | 1972-03-17 | 1973-03-13 | Testing of non-linear circuits |
Country Status (5)
Country | Link |
---|---|
CA (1) | CA1000361A (en) |
DE (1) | DE2312731A1 (en) |
FR (1) | FR2176684B1 (en) |
GB (1) | GB1403805A (en) |
IT (1) | IT981196B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5475624A (en) * | 1992-04-30 | 1995-12-12 | Schlumberger Technologies, Inc. | Test generation by environment emulation |
-
1973
- 1973-02-06 FR FR7305437A patent/FR2176684B1/fr not_active Expired
- 1973-02-08 CA CA163,469A patent/CA1000361A/en not_active Expired
- 1973-03-08 IT IT2130673A patent/IT981196B/en active
- 1973-03-13 GB GB1210973A patent/GB1403805A/en not_active Expired
- 1973-03-14 DE DE19732312731 patent/DE2312731A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
FR2176684A1 (en) | 1973-11-02 |
CA1000361A (en) | 1976-11-23 |
DE2312731A1 (en) | 1973-09-20 |
IT981196B (en) | 1974-10-10 |
FR2176684B1 (en) | 1979-10-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4122995A (en) | Asynchronous digital circuit testing system | |
EP0006328B2 (en) | System using integrated circuit chips with provision for error detection | |
US5422891A (en) | Robust delay fault built-in self-testing method and apparatus | |
US5442641A (en) | Fast data compression circuit for semiconductor memory chips including an array built-in self-test structure | |
GB1478438A (en) | Testing logic networks | |
GB1363786A (en) | Systems and methods for testing integrated circuits | |
GB1294280A (en) | Testing circuits | |
GB1421936A (en) | Testing integrated circuits | |
JPS6232511B2 (en) | ||
US3161732A (en) | Testing and control system for supervisory circuits in electronic telephone exchanges | |
KR100962858B1 (en) | A digital system and a method for error detection thereof | |
Goessel et al. | A New Method for Concurrent Checking by Use of a 1-out-of-4 Code | |
KR0134659B1 (en) | High speed test pattern generator | |
US3699322A (en) | Self-checking combinational logic counter circuit | |
GB1403805A (en) | Testing of non-linear circuits | |
US3056108A (en) | Error check circuit | |
Alt et al. | Simulation of non-classical faults on the gate level-fault modeling | |
US3610842A (en) | Checking system for binary decoder | |
US3256513A (en) | Method and circuit arrangement for improving the operating reliability of electronically controlled telecom-munication switching systems | |
CA1231758A (en) | Random logic error detecting system for differential logic networks | |
SU1173415A1 (en) | Apparatus for static control of logical units | |
CA2163470C (en) | Data testing | |
JPH0583877B2 (en) | ||
SU1037261A1 (en) | Digital unit checking device | |
SU412619A1 (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |