GB1397710A - Logic circuit arrangements using insulated-gate fieldeffect transistors - Google Patents

Logic circuit arrangements using insulated-gate fieldeffect transistors

Info

Publication number
GB1397710A
GB1397710A GB4551973A GB4551973A GB1397710A GB 1397710 A GB1397710 A GB 1397710A GB 4551973 A GB4551973 A GB 4551973A GB 4551973 A GB4551973 A GB 4551973A GB 1397710 A GB1397710 A GB 1397710A
Authority
GB
United Kingdom
Prior art keywords
circuit
logic circuit
output
level
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB4551973A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP9768272A external-priority patent/JPS5333017B2/ja
Priority claimed from JP47112557A external-priority patent/JPS4971859A/ja
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Publication of GB1397710A publication Critical patent/GB1397710A/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H03K19/0963—Synchronous circuits, i.e. using clock signals using transistors of complementary type

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Manipulation Of Pulses (AREA)
GB4551973A 1972-09-30 1973-09-28 Logic circuit arrangements using insulated-gate fieldeffect transistors Expired GB1397710A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP9768272A JPS5333017B2 (enrdf_load_stackoverflow) 1972-09-30 1972-09-30
JP47112557A JPS4971859A (enrdf_load_stackoverflow) 1972-11-11 1972-11-11

Publications (1)

Publication Number Publication Date
GB1397710A true GB1397710A (en) 1975-06-18

Family

ID=26438845

Family Applications (1)

Application Number Title Priority Date Filing Date
GB4551973A Expired GB1397710A (en) 1972-09-30 1973-09-28 Logic circuit arrangements using insulated-gate fieldeffect transistors

Country Status (4)

Country Link
CA (1) CA999935A (enrdf_load_stackoverflow)
CH (1) CH580364A5 (enrdf_load_stackoverflow)
FR (1) FR2201590B1 (enrdf_load_stackoverflow)
GB (1) GB1397710A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
CA999935A (en) 1976-11-16
DE2349255B2 (de) 1976-09-02
DE2349255A1 (de) 1974-04-18
CH580364A5 (enrdf_load_stackoverflow) 1976-09-30
FR2201590A1 (enrdf_load_stackoverflow) 1974-04-26
FR2201590B1 (enrdf_load_stackoverflow) 1977-05-27

Similar Documents

Publication Publication Date Title
US3898479A (en) Low power, high speed, high output voltage fet delay-inverter stage
GB1426984A (en) Bistable digital circuitry
GB1150127A (en) Digital circuitry.
GB1525810A (en) Clock generator and delay stage
US4038567A (en) Memory input signal buffer circuit
GB1523080A (en) Fet delay circuits
US4291242A (en) Driver circuit for use in an output buffer
IE813069L (en) Buffer circuit
GB1350626A (en) Cell for mos random-access integrated circuit memory
CA979983A (en) Double-clamped schottky transistor logic gate circuit
GB1435973A (en) Logic circuits utilizing insulated gate field effect transistors
GB1130055A (en) Multiple phase gating circuit
GB1473568A (en) Mos control circuit
GB1423726A (en) Gate and store circuit
US3600609A (en) Igfet read amplifier for double-rail memory systems
GB1436439A (en) Semiconductor memory cell
US3624423A (en) Clocked set-reset flip-flop
GB1432406A (en) Buffer circuits
US3708688A (en) Circuit for eliminating spurious outputs due to interelectrode capacitance in driver igfet circuits
US4570085A (en) Self booting logical AND circuit
GB1451784A (en) Frequency dividers
GB1275598A (en) Transistor inverter circuit
GB1326105A (en) Pulse width signal demodulators
GB1479233A (en) Memory clocking system
GB1397710A (en) Logic circuit arrangements using insulated-gate fieldeffect transistors

Legal Events

Date Code Title Description
PS Patent sealed
746 Register noted 'licences of right' (sect. 46/1977)
PE20 Patent expired after termination of 20 years

Effective date: 19930927