GB1397710A - Logic circuit arrangements using insulated-gate fieldeffect transistors - Google Patents
Logic circuit arrangements using insulated-gate fieldeffect transistorsInfo
- Publication number
- GB1397710A GB1397710A GB4551973A GB4551973A GB1397710A GB 1397710 A GB1397710 A GB 1397710A GB 4551973 A GB4551973 A GB 4551973A GB 4551973 A GB4551973 A GB 4551973A GB 1397710 A GB1397710 A GB 1397710A
- Authority
- GB
- United Kingdom
- Prior art keywords
- circuit
- logic circuit
- output
- level
- time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000005669 field effect Effects 0.000 title 1
- 239000003990 capacitor Substances 0.000 abstract 2
- 230000003111 delayed effect Effects 0.000 abstract 1
- 239000004065 semiconductor Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/096—Synchronous circuits, i.e. using clock signals
- H03K19/0963—Synchronous circuits, i.e. using clock signals using transistors of complementary type
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Manipulation Of Pulses (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9768272A JPS5333017B2 (enrdf_load_stackoverflow) | 1972-09-30 | 1972-09-30 | |
| JP47112557A JPS4971859A (enrdf_load_stackoverflow) | 1972-11-11 | 1972-11-11 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1397710A true GB1397710A (en) | 1975-06-18 |
Family
ID=26438845
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB4551973A Expired GB1397710A (en) | 1972-09-30 | 1973-09-28 | Logic circuit arrangements using insulated-gate fieldeffect transistors |
Country Status (4)
| Country | Link |
|---|---|
| CA (1) | CA999935A (enrdf_load_stackoverflow) |
| CH (1) | CH580364A5 (enrdf_load_stackoverflow) |
| FR (1) | FR2201590B1 (enrdf_load_stackoverflow) |
| GB (1) | GB1397710A (enrdf_load_stackoverflow) |
-
1973
- 1973-09-27 CA CA182,120A patent/CA999935A/en not_active Expired
- 1973-09-28 CH CH1390373A patent/CH580364A5/xx not_active IP Right Cessation
- 1973-09-28 GB GB4551973A patent/GB1397710A/en not_active Expired
- 1973-09-28 FR FR7334847A patent/FR2201590B1/fr not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| CH580364A5 (enrdf_load_stackoverflow) | 1976-09-30 |
| DE2349255B2 (de) | 1976-09-02 |
| CA999935A (en) | 1976-11-16 |
| FR2201590B1 (enrdf_load_stackoverflow) | 1977-05-27 |
| DE2349255A1 (de) | 1974-04-18 |
| FR2201590A1 (enrdf_load_stackoverflow) | 1974-04-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB1426984A (en) | Bistable digital circuitry | |
| GB1150127A (en) | Digital circuitry. | |
| GB1525810A (en) | Clock generator and delay stage | |
| US4038567A (en) | Memory input signal buffer circuit | |
| GB1523080A (en) | Fet delay circuits | |
| GB1404266A (en) | Field effect transistor circuit | |
| US3852625A (en) | Semiconductor circuit | |
| IE813069L (en) | Buffer circuit | |
| GB1350626A (en) | Cell for mos random-access integrated circuit memory | |
| GB1435973A (en) | Logic circuits utilizing insulated gate field effect transistors | |
| GB1473568A (en) | Mos control circuit | |
| US3600609A (en) | Igfet read amplifier for double-rail memory systems | |
| GB1436439A (en) | Semiconductor memory cell | |
| US3624423A (en) | Clocked set-reset flip-flop | |
| GB1432406A (en) | Buffer circuits | |
| US3708688A (en) | Circuit for eliminating spurious outputs due to interelectrode capacitance in driver igfet circuits | |
| GB1459951A (en) | Shift registers | |
| GB1451784A (en) | Frequency dividers | |
| GB1275598A (en) | Transistor inverter circuit | |
| GB1326105A (en) | Pulse width signal demodulators | |
| GB1479233A (en) | Memory clocking system | |
| GB1397710A (en) | Logic circuit arrangements using insulated-gate fieldeffect transistors | |
| GB1283665A (en) | Four-phase delay element | |
| GB1468921A (en) | Circuits including field-effect transistors | |
| GB1414263A (en) | Bipolar and insulated gate field effect transistor circuits |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed | ||
| 746 | Register noted 'licences of right' (sect. 46/1977) | ||
| PE20 | Patent expired after termination of 20 years |
Effective date: 19930927 |