GB1379343A - Error checking circuits - Google Patents
Error checking circuitsInfo
- Publication number
- GB1379343A GB1379343A GB2582973A GB2582973A GB1379343A GB 1379343 A GB1379343 A GB 1379343A GB 2582973 A GB2582973 A GB 2582973A GB 2582973 A GB2582973 A GB 2582973A GB 1379343 A GB1379343 A GB 1379343A
- Authority
- GB
- United Kingdom
- Prior art keywords
- function
- prime
- circuit
- evaluate
- functions
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012360 testing method Methods 0.000 abstract 4
- 230000007547 defect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
- G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequences by preliminary fault modelling, e.g. analysis, simulation
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Tests Of Electronic Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US26779772A | 1972-06-30 | 1972-06-30 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1379343A true GB1379343A (en) | 1975-01-02 |
Family
ID=23020156
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB2582973A Expired GB1379343A (en) | 1972-06-30 | 1973-05-30 | Error checking circuits |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US3764788A (enExample) |
| JP (1) | JPS531099B2 (enExample) |
| DE (1) | DE2333046A1 (enExample) |
| FR (1) | FR2198323B1 (enExample) |
| GB (1) | GB1379343A (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3818823A1 (de) * | 1988-06-03 | 1989-12-07 | Karges Hammer Maschf | Vorrichtung zum abteilen einer vorbestimmten laenge von einem deckelstrang |
| FR2690541B1 (fr) * | 1992-04-28 | 1994-06-17 | Bull Sa | Procede d'elaboration automatique d'une representation implicite des impliquants premiers d'une fonction. |
| RU2421786C1 (ru) * | 2010-05-27 | 2011-06-20 | Межрегиональное общественное учреждение "Институт инженерной физики" | Устройство хранения информации повышенной достоверности функционирования |
-
1972
- 1972-06-30 US US00267797A patent/US3764788A/en not_active Expired - Lifetime
-
1973
- 1973-05-25 JP JP5789873A patent/JPS531099B2/ja not_active Expired
- 1973-05-30 GB GB2582973A patent/GB1379343A/en not_active Expired
- 1973-06-13 FR FR7322350A patent/FR2198323B1/fr not_active Expired
- 1973-06-29 DE DE19732333046 patent/DE2333046A1/de active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| JPS531099B2 (enExample) | 1978-01-14 |
| FR2198323B1 (enExample) | 1977-09-09 |
| JPS4959547A (enExample) | 1974-06-10 |
| US3764788A (en) | 1973-10-09 |
| DE2333046A1 (de) | 1974-01-10 |
| FR2198323A1 (enExample) | 1974-03-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS514618B1 (enExample) | ||
| GB1421936A (en) | Testing integrated circuits | |
| US2973506A (en) | Magnetic translation circuits | |
| US4236247A (en) | Apparatus for correcting multiple errors in data words read from a memory | |
| US3559167A (en) | Self-checking error checker for two-rail coded data | |
| GB1072618A (en) | Fault locating system for digital data handling device | |
| Yau et al. | Universal logic circuits and their modular realizations | |
| GB1379343A (en) | Error checking circuits | |
| GB1287238A (en) | Error detection and correction apparatus | |
| US3784978A (en) | Self-checking decoder | |
| US3699322A (en) | Self-checking combinational logic counter circuit | |
| US3944975A (en) | Signal checking system | |
| US3787735A (en) | Logic detector apparatus | |
| US3693152A (en) | Error detection circuit for decoders | |
| US3524073A (en) | Redundant majority voter | |
| CA1231758A (en) | Random logic error detecting system for differential logic networks | |
| US3132304A (en) | Marginal checking system employing switch means for selective and simultaneous introduction of auxiliary parallel loads | |
| US3234373A (en) | Fully checkable adder | |
| US5341314A (en) | Method for generating a test to detect differences between integrated circuits | |
| US3256513A (en) | Method and circuit arrangement for improving the operating reliability of electronically controlled telecom-munication switching systems | |
| JPS4842736B1 (enExample) | ||
| US4546271A (en) | Integrated logic element in E2 CL technology | |
| Cheema et al. | A new technique for totally self-checking CMOS circuit design for stuck-on and stuck-off faults | |
| US5396182A (en) | Low signal margin detect circuit | |
| ROY | Fault detection and diagnosis in combinational circuits(Failure and diagnosis of faults in logic and combinational circuits of digital computers) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed [section 19, patents act 1949] | ||
| PCNP | Patent ceased through non-payment of renewal fee |