GB1359427A - Data processing systems - Google Patents
Data processing systemsInfo
- Publication number
- GB1359427A GB1359427A GB4615972A GB4615972A GB1359427A GB 1359427 A GB1359427 A GB 1359427A GB 4615972 A GB4615972 A GB 4615972A GB 4615972 A GB4615972 A GB 4615972A GB 1359427 A GB1359427 A GB 1359427A
- Authority
- GB
- United Kingdom
- Prior art keywords
- sink
- register
- sinks
- input
- corresponds
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
- H03M7/40—Conversion to or from variable length codes, e.g. Shannon-Fano code, Huffman code, Morse code
- H03M7/42—Conversion to or from variable length codes, e.g. Shannon-Fano code, Huffman code, Morse code using table look-up for the coding or decoding process, e.g. using read-only memory
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Abstract
1359427 Variable length encoders INTERNATIONAL BUSINESS MACHINES CORP 6 Oct 1972 [29 Dec 1971] 46159/72 Heading G4A An input-character (byte) is translated into a minimal redundancy code by sequentially scanning a field of bits representing inner vertices and sinks of a binary tree to generate in a register a path vector to the particular sink corresponding to the input character. In the embodiment described, each input byte to be encoded is assigned a particular value of K from 0 to 5 and corresponds to one of the sinks C, E, F, H, J, K in Fig. 1A. The field representing the tree T=11010010100, where the zeros represent the sinks, is stored in a register. With a 1 initially stored in the right-hand stage of the output shift register P, the bits of field T are scanned sequentially from left to right and P is shifted left (steps 13, 14, 18, 19, 28) until a 0 bit is found (step 14). If K=0 when the first 0 is found this corresponds to sink C and the steps at the left-hand side of Fig. 2 cause shift left of register P until the initial 1 bit is lost and then a final two shifts under control of a counter (step 18) so that the output code 00 is obtained corresponding to the two left-hand branches taken to reach sink C. With higher values of K additional steps 16, 21-23 and 27 are introduced so that path vectors 010 and 011 are generated if the input byte corresponds to sink E and sink F, respectively. If K is still non-zero when sink F is tested, register P is shifted right (step 22) to retrace the path back through inner vertices D (=01) and B (=0) and P is then changed to 1 (step 27) corresponding to vertex G and the tracing process is continued for the right-hand side of the tree until the appropriate sink is reached.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US21360471A | 1971-12-29 | 1971-12-29 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1359427A true GB1359427A (en) | 1974-07-10 |
Family
ID=22795746
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB4615972A Expired GB1359427A (en) | 1971-12-29 | 1972-10-06 | Data processing systems |
Country Status (6)
Country | Link |
---|---|
JP (1) | JPS5321626B2 (en) |
CA (1) | CA1007375A (en) |
DE (1) | DE2259702C2 (en) |
FR (1) | FR2165975A1 (en) |
GB (1) | GB1359427A (en) |
IT (1) | IT971580B (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5738699U (en) * | 1980-08-15 | 1982-03-02 | ||
DE3382478D1 (en) * | 1982-06-11 | 1992-01-30 | Mitsubishi Electric Corp | VECTOR WHOLESALER. |
JPH0217594Y2 (en) * | 1984-10-22 | 1990-05-16 | ||
GB8827556D0 (en) * | 1988-11-25 | 1988-12-29 | Crosfield Electronics Ltd | Data compression |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3051940A (en) * | 1958-09-04 | 1962-08-28 | Bell Telephone Labor Inc | Variable length code group circuits |
US3016527A (en) * | 1958-09-04 | 1962-01-09 | Bell Telephone Labor Inc | Apparatus for utilizing variable length alphabetized codes |
-
1972
- 1972-10-06 GB GB4615972A patent/GB1359427A/en not_active Expired
- 1972-11-28 JP JP11861872A patent/JPS5321626B2/ja not_active Expired
- 1972-12-06 IT IT3253172A patent/IT971580B/en active
- 1972-12-06 DE DE19722259702 patent/DE2259702C2/en not_active Expired
- 1972-12-12 FR FR7245545A patent/FR2165975A1/fr not_active Withdrawn
- 1972-12-27 CA CA159,885A patent/CA1007375A/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
CA1007375A (en) | 1977-03-22 |
JPS5321626B2 (en) | 1978-07-04 |
DE2259702A1 (en) | 1973-07-12 |
IT971580B (en) | 1974-05-10 |
FR2165975A1 (en) | 1973-08-10 |
DE2259702C2 (en) | 1981-09-17 |
JPS4878845A (en) | 1973-10-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4286256A (en) | Method and means for arithmetic coding utilizing a reduced number of operations | |
US4467317A (en) | High-speed arithmetic compression coding using concurrent value updating | |
US4099257A (en) | Markov processor for context encoding from given characters and for character decoding from given contexts | |
Even | On information lossless automata of finite order | |
JPH0428180B2 (en) | ||
US5227992A (en) | Operational method and apparatus over GF(2m) using a subfield GF(2.sup. | |
US4896353A (en) | Apparatus for fast decoding of a non-linear code | |
GB1455275A (en) | ||
US3958112A (en) | Current mode binary/bcd arithmetic array | |
US4441095A (en) | Code translator | |
GB1359427A (en) | Data processing systems | |
GB1401118A (en) | Data processing systems | |
US4924421A (en) | Priority encoding system | |
US5285520A (en) | Predictive coding apparatus | |
US3381117A (en) | Minimal pin multipurpose logic circuits | |
GB1597468A (en) | Conversion between linear pcm representation and compressed pcm | |
KR960018870A (en) | Multivalued logical product | |
GB925392A (en) | Parallel coded digit adder | |
GB1363810A (en) | Compaction and expansion of data | |
US5148480A (en) | Decoder | |
US3548182A (en) | Full adder utilizing nor gates | |
US3805042A (en) | Multiplication of a binary-coded number having an even radix with a factor equal to half the radix | |
US4030093A (en) | Reversible code compander | |
KR960013230B1 (en) | Data packing circuit for digital video encoder | |
GB1370379A (en) | Logic apparatus including exclusive-or circuits |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |