GB1335821A - Transfer function simulator - Google Patents
Transfer function simulatorInfo
- Publication number
- GB1335821A GB1335821A GB1335821DA GB1335821A GB 1335821 A GB1335821 A GB 1335821A GB 1335821D A GB1335821D A GB 1335821DA GB 1335821 A GB1335821 A GB 1335821A
- Authority
- GB
- United Kingdom
- Prior art keywords
- input
- output
- summer
- integrator
- terminals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H11/00—Networks using active elements
- H03H11/02—Multiple-port networks
- H03H11/04—Frequency selective two-port networks
- H03H11/12—Frequency selective two-port networks using amplifiers with feedback
- H03H11/1217—Frequency selective two-port networks using amplifiers with feedback using a plurality of operational amplifiers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06G—ANALOGUE COMPUTERS
- G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
- G06G7/48—Analogue computers for specific processes, systems or devices, e.g. simulators
- G06G7/62—Analogue computers for specific processes, systems or devices, e.g. simulators for electric systems or apparatus
- G06G7/625—Analogue computers for specific processes, systems or devices, e.g. simulators for electric systems or apparatus for filters; for delay lines
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- General Physics & Mathematics (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
1335821 Simulating system transfer functions JOSEPH LUCAS (INDUSTRIES) Ltd 2 Oct 1970 [3 July 1969] 33610/69 Heading G4G A circuit for simulating a transfer function, which can be represented as the ratio of two polynomials in D#d/dt, comprises a chain of identical modules, Fig. 1, each switchable as described below between two conditions, and a final module, Fig. 2, output terminals 01 to 05 of one module being connected to respective input terminals I1 to I5 of the next. Each module, Fig. 1, comprises an integrator 10 resettable by a pulse applied from terminal I6 to a F.E.T. 12. It also includes two invertor amplifiers 13, 14 acting as summers and a pair of coefficient potentiometers 18, 19, the output of potentiometer 18 being applied by switch 22 either to terminal 02 or 04 depending upon whether the coefficient is set negative or positive. Switches S and L are provided with sets of contacts S1 to S8 and L1, L2 and operate to change the circuit from a first condition to the second condition (which is the condition shown). The connections established in the two conditions are: (1) I1 to integrator; I2 to 04; I3 to 05; I4 to 02; I5 to 03: (2) I1 to the junction of resistors 23, 24; I2 to input of summer 14; I4 to input of summer 13; output of summer 14 to input of integrator 10; 03 to input of summer 14; 05 to input of summer 13; feedback of summer 14 is disconnected, and I3 is connected to earth via resistor 25. In the first condition, the summers 13, 14 may be connected to input terminals I7, I8 through switch L. The final module, Fig. 2, comprises two summers 26, 27, the latter being connected through a potentiometer 32 to an amplifier 34 with feedback variable by means of switch 36. Switch contacts E 1 determine whether there is any feedback from the output of amplifier 34 to the inputs I7, I8 of the Fig. 1 modules. A multivibrator 40 provides an input signal through potentiometer 41 and a signal to the re-set terminals I6. The contacts E2, E3, E4 connect either the output of amplifier 27 or amplifier 34 to monitor terminals 38, 39. If Yo = A/B.Yi where A and B are respectively polynomials with terms a i D<SP>i</SP> and b j D<SP>j</SP>, and Yo = #a i D<SP>i</SP>#, it can be shown that the term b n D<SP>m</SP># can be obtained from a chain of integrators by picking off from the output of each integrator a proportion determined by the coefficients b, summing these and subtracting the total from the input of the integrator chain. A term corresponding to b n times the output is also subtracted from the input to effect division by b n to produce D<SP>n</SP>#. These operations are effected by the potentiometers 18 and summers 13, 14 (Fig. 6), respectively for negative and positive signals. This figure shows an array of six integrators and is used to simulate a rational function comprising a numerator and a denominator both in the form of a product of three polynomials having respectively four, two and three terms. The separate terms of the product represent different components of a servo system. The input Yi consists of a periodic step function, the integrators being re-set by the multivibrator 40 after each cycle. The output is fed to an oscilloscope.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB3361069 | 1969-07-03 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1335821A true GB1335821A (en) | 1973-10-31 |
Family
ID=10355154
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB1335821D Expired GB1335821A (en) | 1969-07-03 | 1969-07-03 | Transfer function simulator |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB1335821A (en) |
-
1969
- 1969-07-03 GB GB1335821D patent/GB1335821A/en not_active Expired
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1452920A (en) | Signal equalizers | |
GB1345200A (en) | Circuit for equalising a transmission system | |
EP0358295B1 (en) | Sum/differential signal processing circuit | |
EP0291360A3 (en) | Asynchronous flip-flop | |
GB1335821A (en) | Transfer function simulator | |
US3717776A (en) | Analog summer/integrator mode control circuit having digital/analog switch inputs | |
JPS5733311A (en) | Ranging system of converter for process | |
JPS55121732A (en) | Biquad filter | |
JPS56161707A (en) | Signal processing circuit | |
JPS6193711A (en) | Delay circuit | |
CHEN | Relationships between scattering matrix and other matrix representations of linear two-port networks | |
JPS56116328A (en) | Multiplexer circuit | |
JPS5628524A (en) | Switch unit for analogue signal | |
JPS5912627Y2 (en) | Circuit characteristic confirmation device | |
JPS56161708A (en) | Signal processing circuit | |
GB1405232A (en) | Transmission networks | |
JPS56156054A (en) | Variable arithmetic system | |
JPS5527789A (en) | Transversal filter | |
SU1476499A1 (en) | Oscillating element simulator | |
RU1579418C (en) | Band-pass piezoelectric filter | |
SU1233186A1 (en) | Device for simulating electric two-terminal networks | |
JPS6478097A (en) | Control system for plural pieces of equipment | |
SU430397A1 (en) | DEVICE MANAGEMENT UNIT ANALYSIS GRAPH NETWORK | |
SU811282A1 (en) | Difeferentiating device | |
GB745660A (en) | Improvements in analogue computors, for solving differential equations |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |