GB1265014A - - Google Patents

Info

Publication number
GB1265014A
GB1265014A GB1265014DA GB1265014A GB 1265014 A GB1265014 A GB 1265014A GB 1265014D A GB1265014D A GB 1265014DA GB 1265014 A GB1265014 A GB 1265014A
Authority
GB
United Kingdom
Prior art keywords
pair
arrays
shift register
configuration
array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of GB1265014A publication Critical patent/GB1265014A/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70Masking faults in memories by using spares or by reconfiguring
    • G11C29/74Masking faults in memories by using spares or by reconfiguring using duplex memories, i.e. using dual copies
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C15/00Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Hardware Redundancy (AREA)
  • Advance Control (AREA)

Abstract

1,265,014. Data storage. INTERNATIONAL BUSINESS MACHINES CORP. 22 Oct., 1969, No. 51786/69. Heading G4C. A digital data storage system comprises duplexed storage arrays 1A, 1B, a configuration shift register 15, and control means arranged selectively to render either or both storage arrays active or inactive in accordance with the contents of the configuration register. Fig. 1 shows two pairs of associative storage arrays 1A, 1B, and 2A, 2B, each pair as in Specification 1,265,013 which is referred to. Each array has a column of selector triggers, one trigger e.g. 10A or 10B per word location, the triggers of a given array being connected as a shift register so that their states can be shifted down one by a " next " operation. Each pair of arrays has a 2-bit configuration shift register 15 or 16 feeding both columns of selector triggers in common, the output of these columns of the first pair of arrays feeding the shift register 16 of the second pair. Input/output registers 5A, 5B, 6A, 6B, 7A, 7B, 8A, 8B link the arrays to buses 3, 4 as shown. The arrays of a given pair store identical data. Corresponding input/ output registers are continually compared, as are corresponding selector triggers, inequality producing an error indication. If a configuration control line 18 is not energized and both stages of configuration shift register 15 or 16 are " zero," the corresponding pair of arrays is isolated from the rest of the system and the connections between the configuration shift registers by-pass the columns of selector triggers in this pair of arrays. If control line 18 is not energized and both stages of the configuration shift register are " one," both arrays of the pair are in operation, whereas if only one stage is " one" the respective array of the pair is operative alone and this leads to an error indication from the comparisons mentioned. The first array of every pair, or the second array of every pair, or both, can be rendered inoperative (isolated) by de-energizing a first or a second of two configure lines or both of them respectively, during a diagnostic mode initiated by the error indication. In the diagnostic mode, the control line 18 can be energized to connect the configuration registers and columns of selector triggers into a single shift register as shown, preventing any by-passing of the selector triggers. Binary control data can be entered into the configuration shift register 15 at 17. The arrays may be non-associative.
GB1265014D 1969-10-22 1969-10-22 Expired GB1265014A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB5178669 1969-10-22

Publications (1)

Publication Number Publication Date
GB1265014A true GB1265014A (en) 1972-03-01

Family

ID=10461380

Family Applications (1)

Application Number Title Priority Date Filing Date
GB1265014D Expired GB1265014A (en) 1969-10-22 1969-10-22

Country Status (5)

Country Link
JP (1) JPS4827485B1 (en)
CA (1) CA922810A (en)
DE (1) DE2051348A1 (en)
FR (1) FR2065455B1 (en)
GB (1) GB1265014A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4717617B2 (en) * 2005-12-08 2011-07-06 富士通株式会社 Associative memory control device and method

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3290659A (en) * 1963-12-30 1966-12-06 Bunker Ramo Content addressable memory apparatus

Also Published As

Publication number Publication date
FR2065455B1 (en) 1973-11-23
DE2051348A1 (en) 1971-05-06
FR2065455A1 (en) 1971-07-30
CA922810A (en) 1973-03-13
JPS4827485B1 (en) 1973-08-23

Similar Documents

Publication Publication Date Title
US3691538A (en) Serial read-out memory system
GB1268283A (en) Connect module
GB1026889A (en) Computer control
GB1451386A (en) Reconfigurable memory structure
US4096565A (en) Integrated circuit data handling apparatus for a data processing system, having a plurality of modes of operation
US5111415A (en) Asynchronous leading zero counter employing iterative cellular array
GB1475255A (en) Logic array with testing circuitry
US4573116A (en) Multiword data register array having simultaneous read-write capability
US4028682A (en) Circuit arrangement for selecting the function of connection contacts on circuit chips
US3350692A (en) Fast register control circuit
US4272829A (en) Reconfigurable register and logic circuitry device for selective connection to external buses
US3376555A (en) Two-dimensional associative memory system
US4412312A (en) Multiaddressable highly integrated semiconductor storage
GB1265014A (en)
GB1536933A (en) Array processors
US3548386A (en) Associative memory
US3212009A (en) Digital register employing inhibiting means allowing gating only under preset conditions and in certain order
US4035766A (en) Error-checking scheme
GB1475155A (en) Logical circuit apparatus
US3496475A (en) High speed shift register
GB1250926A (en)
US4302819A (en) Fault tolerant monolithic multiplier
GB923770A (en) Data storage system
US3380034A (en) Addressing system for computer memories
US3165719A (en) Matrix of coincidence gates having column and row selection

Legal Events

Date Code Title Description
PS Patent sealed
PCNP Patent ceased through non-payment of renewal fee