GB1165187A - Semiconductor Structure Employing a High Resistivity Gallium Arsenide Substrate - Google Patents

Semiconductor Structure Employing a High Resistivity Gallium Arsenide Substrate

Info

Publication number
GB1165187A
GB1165187A GB5613166A GB5613166A GB1165187A GB 1165187 A GB1165187 A GB 1165187A GB 5613166 A GB5613166 A GB 5613166A GB 5613166 A GB5613166 A GB 5613166A GB 1165187 A GB1165187 A GB 1165187A
Authority
GB
United Kingdom
Prior art keywords
substrate
island
mask
pits
sio
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB5613166A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of GB1165187A publication Critical patent/GB1165187A/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02387—Group 13/15 materials
    • H01L21/02395—Arsenides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/02428—Structure
    • H01L21/0243—Surface structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02441—Group 14 semiconducting materials
    • H01L21/0245—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604—Chemical etching
    • H01L21/30612—Etching of AIIIBV compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604—Chemical etching
    • H01L21/30612—Etching of AIIIBV compounds
    • H01L21/30617—Anisotropic liquid etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604—Chemical etching
    • H01L21/30612—Etching of AIIIBV compounds
    • H01L21/30621—Vapour phase etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Materials Engineering (AREA)
  • Recrystallisation Techniques (AREA)
  • Element Separation (AREA)

Abstract

1,165,187. Semi-conductor devices. TEXAS INSTRUMENTS Inc. 15 Dec., 1966 [30 Dec., 1965 (2)], No. 56131/66. Heading H1K. A semi-conductor structure for an integrated circuit comprises a high resistivity monocrystalline GaAs substrate 10 having in one face several islands of Ge, each island consisting of two layers, e.g. 20a, 32, having different conductivities and being epitaxial both with each other and with the substrate 10. The substrate preferably contains Cr as a dopant. The structure may be made by etching pits in the substrate 10 through a SiO 2 mask, removing the mask and epitaxially depositing Ge from the vapour of GeCl 4 in H 2 at 850‹ C. over the entire substrate. The Ge layer so formed is of low resistivity N-type conductivity, due to the presence of As released from the substrate. This Ge layer is then lapped away to leave only isolated islands 20a, 20b in the pits, and part of each island is then removed by further etching through a mask of SiO 2 . Further Ge 32, 34 of higher resistivity is then deposited on each island to fill the pits again, and individual components such as transistors are formed in each island, being interconnected by metal tracks extending over an oxide coating. In a particular example an NPN transistor is formed by successive diffusions of In and As into an N-type Ge island through a phosphorus-doped silicon oxide mask. According to an alternative process the low resistivity Ge material may be deposited in the etched pits in the GaAs substrate through a SiO 2 mask, in which case the lapping step is avoided.
GB5613166A 1965-12-30 1966-12-15 Semiconductor Structure Employing a High Resistivity Gallium Arsenide Substrate Expired GB1165187A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US51769965A 1965-12-30 1965-12-30
US51759665A 1965-12-30 1965-12-30

Publications (1)

Publication Number Publication Date
GB1165187A true GB1165187A (en) 1969-09-24

Family

ID=27059190

Family Applications (1)

Application Number Title Priority Date Filing Date
GB5613166A Expired GB1165187A (en) 1965-12-30 1966-12-15 Semiconductor Structure Employing a High Resistivity Gallium Arsenide Substrate

Country Status (3)

Country Link
DE (1) DE1564958C3 (en)
FR (1) FR1506110A (en)
GB (1) GB1165187A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4199777A (en) * 1976-02-02 1980-04-22 Hitachi, Ltd. Semiconductor device and a method of manufacturing the same

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2168936B1 (en) * 1972-01-27 1977-04-01 Labo Electronique Physique
DE3726971A1 (en) * 1987-08-13 1989-02-23 Standard Elektrik Lorenz Ag Method for producing planar epitaxial layers by means of selective metal-organic vapour phase epitaxy (MOVPE)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4199777A (en) * 1976-02-02 1980-04-22 Hitachi, Ltd. Semiconductor device and a method of manufacturing the same

Also Published As

Publication number Publication date
DE1564958A1 (en) 1970-05-21
DE1564958C3 (en) 1975-10-09
FR1506110A (en) 1967-12-15
DE1564958B2 (en) 1975-03-06

Similar Documents

Publication Publication Date Title
US3508980A (en) Method of fabricating an integrated circuit structure with dielectric isolation
US4454647A (en) Isolation for high density integrated circuits
US3534234A (en) Modified planar process for making semiconductor devices having ultrafine mesa type geometry
GB1161343A (en) Method of Making Shaped Epitaxial Deposits
GB1047388A (en)
US3524113A (en) Complementary pnp-npn transistors and fabrication method therefor
US3379584A (en) Semiconductor wafer with at least one epitaxial layer and methods of making same
US3745072A (en) Semiconductor device fabrication
GB1435590A (en) Process for the fabrication of a semiconductor structure
US3335341A (en) Diode structure in semiconductor integrated circuit and method of making the same
GB1206308A (en) Method of making semiconductor wafer
GB1339095A (en) Fabrication of monolithic integrated circuits
US3380153A (en) Method of forming a semiconductor integrated circuit that includes a fast switching transistor
GB1250377A (en)
US3624467A (en) Monolithic integrated-circuit structure and method of fabrication
GB1024359A (en) Semiconductor structures poviding both unipolar transistor and bipolar transistor functions and method of making same
US4137107A (en) Method of manufacturing a semiconductor device utilizing selective masking, deposition and etching
US3421055A (en) Structure and method for preventing spurious growths during epitaxial deposition of semiconductor material
US3716422A (en) Method of growing an epitaxial layer by controlling autodoping
US3791882A (en) Method of manufacturing semiconductor devices utilizing simultaneous deposition of monocrystalline and polycrystalline regions
US3494809A (en) Semiconductor processing
US3566220A (en) Integrated semiconductor circuit having complementary transistors provided with dielectric isolation and surface collector contacts
GB1260977A (en) Improvements in semiconductor devices
GB1277973A (en) Semiconductor device
US3471922A (en) Monolithic integrated circuitry with dielectric isolated functional regions

Legal Events

Date Code Title Description
PS Patent sealed
PLNP Patent lapsed through nonpayment of renewal fees