GB1161351A - Improvements in and relating to Semiconductor Devices - Google Patents

Improvements in and relating to Semiconductor Devices

Info

Publication number
GB1161351A
GB1161351A GB10068/67A GB1006867A GB1161351A GB 1161351 A GB1161351 A GB 1161351A GB 10068/67 A GB10068/67 A GB 10068/67A GB 1006867 A GB1006867 A GB 1006867A GB 1161351 A GB1161351 A GB 1161351A
Authority
GB
United Kingdom
Prior art keywords
diffusion
type regions
produced
wafer
gold
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB10068/67A
Inventor
Paul P Castrucci
Martin S Hess
Raymond P Pecoraro
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of GB1161351A publication Critical patent/GB1161351A/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
    • H01L27/0744—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common without components of the field effect type
    • H01L27/075—Bipolar transistors in combination with diodes, or capacitors, or resistors, e.g. lateral bipolar transistor, and vertical bipolar transistor and resistor
    • H01L27/0755—Vertical bipolar transistor in combination with diodes, or capacitors, or resistors
    • H01L27/0761—Vertical bipolar transistor in combination with diodes only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
    • H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
    • H01L21/02238—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/02255—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by thermal treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314—Inorganic layers
    • H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/3165—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation
    • H01L21/31654—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself
    • H01L21/31658—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself by thermal oxidation, e.g. of SiGe
    • H01L21/31662—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself by thermal oxidation, e.g. of SiGe of silicon in uncombined form
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/761—PN junctions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
    • H01L27/0744—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common without components of the field effect type
    • H01L27/075—Bipolar transistors in combination with diodes, or capacitors, or resistors, e.g. lateral bipolar transistor, and vertical bipolar transistor and resistor
    • H01L27/0755—Vertical bipolar transistor in combination with diodes, or capacitors, or resistors
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/037—Diffusion-deposition
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/049—Equivalence and options
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/05—Etch and refill
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/062—Gold diffusion
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/115—Orientation

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Thyristors (AREA)
  • Bipolar Transistors (AREA)

Abstract

1,161,351. Semi-conductor devices. INTERNATIONAL BUSINESS MACHINES CORP. 3 March, 1967 [31 March, 1966], No. 10068/67. Heading H1K. The carrier lifetime of a semi-conductor device is reduced by injecting carrier lifetime killers into the device in a non-oxidizing atmosphere after a final oxide layer has been formed on the surface. This is stated to prevent the formation of conductive " pipes " in the device. Semi-conductor devices are produced in P- type silicon slices by successively producing N<SP>+</SP>, N, P<SP>+</SP>, P and N-type regions by diffusion in a sealed capsule using silicon powder degenerately doped with arsenic as the source, by epitaxial growth, by diffusion of boron, by a second diffusion of boron, and by diffusion of phosphorus from a POCl 3 source respectively using oxide photo-masking techniques. The last diffusion is followed by an oxidation drivein, a window is opened in the lower face of the wafer, a layer of gold is evaporated on to the exposed surface, the wafer is heated in a nitrogen ambient to diffuse-in the gold, and the wafer is then annealed in a non-oxidizing atmosphere. In a second embodiment the N<SP>+</SP>, N, P<SP>+</SP> and P-type regions are formed as in the first embodiment, a portion of the oxide is removed and gold is diffused-in in an atmosphere of nitrogen or argon, and the final diffusion of N<SP>+</SP> type regions is performed in a non-oxidizing atmosphere without any intermediate or subsequent oxidizing step. Electrodes are produced by evaporation of aluminium. The oxide layers used as masks may be produced by heating in dry oxygen, followed by steam, by pyrolytic deposition, or by R.F. sputtering. The first mentioned N<SP>+</SP> type regions may be produced by etching a channel and epitaxially depositing N<SP>+</SP> type material. Some of the P<SP>+</SP> type regions may extend completely through the underlying N-type regions to provide isolation regions in an integrated circuit and this diffusion may also be used to form " underpass " connections.
GB10068/67A 1966-03-31 1967-03-03 Improvements in and relating to Semiconductor Devices Expired GB1161351A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US53900766A 1966-03-31 1966-03-31

Publications (1)

Publication Number Publication Date
GB1161351A true GB1161351A (en) 1969-08-13

Family

ID=24149358

Family Applications (1)

Application Number Title Priority Date Filing Date
GB10068/67A Expired GB1161351A (en) 1966-03-31 1967-03-03 Improvements in and relating to Semiconductor Devices

Country Status (2)

Country Link
US (1) US3473976A (en)
GB (1) GB1161351A (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3728592A (en) * 1969-05-09 1973-04-17 Ibm Semiconductor structure having reduced carrier lifetime
US3625781A (en) * 1969-05-09 1971-12-07 Ibm Method of reducing carrier lifetime in semiconductor structures
US3737739A (en) * 1971-02-22 1973-06-05 Ibm Single crystal regions in dielectric substrate
JPS4975289A (en) * 1972-11-24 1974-07-19
DE2341311C3 (en) * 1973-08-16 1981-07-09 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Method for setting the service life of charge carriers in semiconductor bodies
FR2430653A1 (en) * 1978-07-04 1980-02-01 Thomson Csf SILICON RESISTANCE AT VERY LOW TEMPERATURE COEFFICIENT
JPS55102266A (en) * 1979-01-31 1980-08-05 Fujitsu Ltd Fabricating method of semiconductor device
US4717588A (en) * 1985-12-23 1988-01-05 Motorola Inc. Metal redistribution by rapid thermal processing
KR930003555B1 (en) * 1988-12-16 1993-05-06 산켄 덴끼 가부시끼가이샤 Manufacturing method of semiconductor device
DE69421606T2 (en) * 1994-03-30 2000-05-31 Cons Ric Microelettronica Process for the production of bipolar transistors with controlled storage time
DE102007020039B4 (en) * 2007-04-27 2011-07-14 Infineon Technologies Austria Ag Method for producing a vertically inhomogeneous platinum or gold distribution in a semiconductor substrate and in a semiconductor component, semiconductor substrate and semiconductor component produced in this way

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2790940A (en) * 1955-04-22 1957-04-30 Bell Telephone Labor Inc Silicon rectifier and method of manufacture
NL241982A (en) * 1958-08-13 1900-01-01
NL133151C (en) * 1959-05-28 1900-01-01
US3132408A (en) * 1962-01-18 1964-05-12 Gen Electric Method of making semiconductor strain sensitive devices
DE1439347A1 (en) * 1964-03-18 1968-11-07 Siemens Ag Method of manufacturing a semiconductor current gate of the pnpn type
US3356543A (en) * 1964-12-07 1967-12-05 Rca Corp Method of decreasing the minority carrier lifetime by diffusion
US3380153A (en) * 1965-09-30 1968-04-30 Westinghouse Electric Corp Method of forming a semiconductor integrated circuit that includes a fast switching transistor

Also Published As

Publication number Publication date
US3473976A (en) 1969-10-21

Similar Documents

Publication Publication Date Title
US3664896A (en) Deposited silicon diffusion sources
GB1116209A (en) Improvements in semiconductor structures
GB1060303A (en) Semiconductor element and device and method of fabricating the same
GB1050478A (en)
US3745070A (en) Method of manufacturing semiconductor devices
GB1226899A (en)
GB1161351A (en) Improvements in and relating to Semiconductor Devices
US4057824A (en) P+ Silicon integrated circuit interconnection lines
GB1283133A (en) Method of manufacturing semiconductor devices
GB1522291A (en) Semiconductor device manufacture
US3869322A (en) Automatic P-N junction formation during growth of a heterojunction
US3541676A (en) Method of forming field-effect transistors utilizing doped insulators as activator source
GB1516264A (en) Semiconductor devices
US3730786A (en) Performance matched complementary pair transistors
US3615938A (en) Method for diffusion of acceptor impurities into semiconductors
GB1340306A (en) Manufacture of semiconductor devices
US3582410A (en) Process for producing metal base semiconductor devices
GB1215539A (en) Hybrid junction semiconductor device and method of making the same
ES373627A1 (en) Semiconductor devices
US3769558A (en) Surface inversion solar cell and method of forming same
GB1296562A (en)
GB1361303A (en) Manufacture of semiconductor devices
GB1174236A (en) Negative Resistance Semiconductor Device
GB1440234A (en) Method of producing a semiconductor component
GB995700A (en) Double epitaxial layer semiconductor structures

Legal Events

Date Code Title Description
429A Application made for amendment of specification (sect. 29/1949)
429H Application (made) for amendment of specification now open to opposition (sect. 29/1949)
429D Case decided by the comptroller ** specification amended (sect. 29/1949)
PS Patent sealed [section 19, patents act 1949]
PCNP Patent ceased through non-payment of renewal fee