GB1153124A - Phase Control Circuit - Google Patents

Phase Control Circuit

Info

Publication number
GB1153124A
GB1153124A GB2377266A GB2377266A GB1153124A GB 1153124 A GB1153124 A GB 1153124A GB 2377266 A GB2377266 A GB 2377266A GB 2377266 A GB2377266 A GB 2377266A GB 1153124 A GB1153124 A GB 1153124A
Authority
GB
United Kingdom
Prior art keywords
pulses
signals
fed
phase control
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB2377266A
Inventor
Floyd Kenneth Becker
Frank William Lescinsky
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
Western Electric Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co Inc filed Critical Western Electric Co Inc
Publication of GB1153124A publication Critical patent/GB1153124A/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L25/03012Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03114Arrangements for removing intersymbol interference operating in the time domain non-adaptive, i.e. not adjustable, manually adjustable, or adjustable only during the reception of special signals
    • H04L25/03133Arrangements for removing intersymbol interference operating in the time domain non-adaptive, i.e. not adjustable, manually adjustable, or adjustable only during the reception of special signals with a non-recursive structure
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/04Speed or phase control by synchronisation signals
    • H04L7/08Speed or phase control by synchronisation signals the synchronisation signals recurring cyclically

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

1,153,124. Digital transmission systems; automatic phase control. WESTERN ELECTRIC CO. Inc. 27 May, 1966 [28 May, 1965], No. 23772/66. Headings H3A and H4P. The Specification describes a digital transmission system substantially similar to that described in Specification 1,153,125. The claims relate to the phase control arrangements therein, in which the phase of a clock signal derived from the pilot signals is adjusted by means of a reversible counter controlled by the data and by the preceding starting signals. The received signals pass via the demodulator to an automatic equalizer and thence to a decoding circuit which develops binary signals from the input multilevel signals. During the starting pulses the equalizer sets itself to the required condition and delivers pulses to the reversible counter, the pulses passing to the more significant stages until the derived clock signal is near the correct phase, whereafter they pass to the less significant stages. During reception of data, and provided the bit transition rate is sufficiently high, transition pulses are fed to the least significant stage of the counter. In the event of distortion of the transition distribution curve the pulses are fed to a higher stage. The direction of counting is controlled by a gating arrangement fed by the phasecontrolled clock pulse. The gating arrangement provides clock pulses for the decoding circuit.
GB2377266A 1965-05-28 1966-05-27 Phase Control Circuit Expired GB1153124A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US45958965A 1965-05-28 1965-05-28

Publications (1)

Publication Number Publication Date
GB1153124A true GB1153124A (en) 1969-05-21

Family

ID=23825394

Family Applications (1)

Application Number Title Priority Date Filing Date
GB2377266A Expired GB1153124A (en) 1965-05-28 1966-05-27 Phase Control Circuit

Country Status (5)

Country Link
BE (1) BE681746A (en)
DE (1) DE1294425B (en)
GB (1) GB1153124A (en)
NL (1) NL6607390A (en)
SE (1) SE343188B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5125283B1 (en) * 1971-04-30 1976-07-30

Also Published As

Publication number Publication date
NL6607390A (en) 1966-11-29
BE681746A (en) 1966-10-31
DE1294425B (en) 1969-05-08
SE343188B (en) 1972-02-28

Similar Documents

Publication Publication Date Title
GB1155456A (en) Scrambling of Digital Data Signal Patterns
GB1264814A (en)
SE312353B (en)
GB1249364A (en) Data transmission
GB1124876A (en) Improvements in or relating to error-correcting information transmission systems
GB1371499A (en) Time division multichannel on-off signal transmission system
GB1345066A (en)
GB1036316A (en) Improvements in or relating to data transmission systems
GB1087860A (en) Improvements in or relating to pulse transmission apparatus
GB1031686A (en) A synchronising device for a pulse code transmission system
GB959311A (en) Skew correction system
GB1167599A (en) Biphase Signals Sequence Identification System
US3577128A (en) Synchronizing clock system
GB1402176A (en) Computer interface coding and decoding apparatus
GB1153124A (en) Phase Control Circuit
GB1373664A (en) Data communication systems
GB996433A (en) Data transmission systems
GB1317831A (en) Data transmission system
GB1280827A (en) Improvements relating to apparatus for synchronizing a clock with a received signal
GB1522682A (en) Two wire full duplex data transmission system
GB1205471A (en) Data signal sampling control
US3411090A (en) Signal phase control circuits
GB1074454A (en) Pulse transmission system
GB1176510A (en) Improvements in or relating to electrical time division communication systems
GB1052485A (en)

Legal Events

Date Code Title Description
PS Patent sealed
PLNP Patent lapsed through nonpayment of renewal fees