GB1073554A - Planar semiconductor devices - Google Patents
Planar semiconductor devicesInfo
- Publication number
- GB1073554A GB1073554A GB31499/65A GB3149965A GB1073554A GB 1073554 A GB1073554 A GB 1073554A GB 31499/65 A GB31499/65 A GB 31499/65A GB 3149965 A GB3149965 A GB 3149965A GB 1073554 A GB1073554 A GB 1073554A
- Authority
- GB
- United Kingdom
- Prior art keywords
- type
- layer
- oxide
- region
- resistivity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 238000009792 diffusion process Methods 0.000 abstract 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract 2
- 238000000151 deposition Methods 0.000 abstract 2
- 229910052710 silicon Inorganic materials 0.000 abstract 2
- 239000010703 silicon Substances 0.000 abstract 2
- 229910052785 arsenic Inorganic materials 0.000 abstract 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 abstract 1
- 238000006243 chemical reaction Methods 0.000 abstract 1
- 238000007906 compression Methods 0.000 abstract 1
- 230000001419 dependent effect Effects 0.000 abstract 1
- 230000008021 deposition Effects 0.000 abstract 1
- 238000001704 evaporation Methods 0.000 abstract 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 abstract 1
- 239000010931 gold Substances 0.000 abstract 1
- 229910052737 gold Inorganic materials 0.000 abstract 1
- 239000012535 impurity Substances 0.000 abstract 1
- 239000000463 material Substances 0.000 abstract 1
- 238000000034 method Methods 0.000 abstract 1
- 239000000758 substrate Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12036—PN diode
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Bipolar Transistors (AREA)
Abstract
1,073,554. Transistors. HUGHES AIRCRAFT CO. July 23, 1965 [Aug. 18, 1964], No. 31499/65. Heading H1K. A planar semi-conductor device comprises a PN junction which terminates under an oxide layer, the surface adjacent P region being of lower resistivity and the surface adjacent. N region being of higher resistivity than their respective sub-surface regions. This avoids temperature-voltage dependent leakage which otherwise tends to occur at PN junctions terminating under oxide layers. A PNP transistor is produced by epitaxially depositing a P-type silicon layer 4 on a P-type 0À001 ohm cm., silicon substrate 2 and an N-type, 0À6 ohm cm. layer 6 is produced by diffusion of arsenic. This layer is covered with oxide with the central portion removed to allow further diffusion of N-type impurity to provide the N-type base zone 9 of the transistor. The exposed portions are then covered with oxide 8<SP>1</SP> which is partially removed to allow conversion of the remainder of layer 6 to low resistivity P-type region 4<SP>1</SP> leaving wings 9<SP>1</SP> of high resistivity N-type at the periphery of base zone 9. P-type emitter region 10 is also provided during this process. Ohmic connections are provided to base and emitter regions respectively by evaporating gold. Alternatively wires may be bonded by thermo-compression to base and emitter areas. The epitaxial deposition and diffusion may be interchanged and N-type layers may be provided by outdiffusion of excess acceptor material into an oxide layer.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US39030364A | 1964-08-18 | 1964-08-18 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1073554A true GB1073554A (en) | 1967-06-28 |
Family
ID=23541939
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB31499/65A Expired GB1073554A (en) | 1964-08-18 | 1965-07-23 | Planar semiconductor devices |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB1073554A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2060067A1 (en) * | 1969-07-31 | 1971-06-11 | Gen Motors Corp |
-
1965
- 1965-07-23 GB GB31499/65A patent/GB1073554A/en not_active Expired
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2060067A1 (en) * | 1969-07-31 | 1971-06-11 | Gen Motors Corp |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1059739A (en) | Semiconductor element and device and method fabricating the same | |
GB1047388A (en) | ||
GB1314355A (en) | Semiconductor device | |
GB1197403A (en) | Improvements relating to Semiconductor Devices | |
GB1301345A (en) | ||
GB988902A (en) | Semiconductor devices and methods of making same | |
GB1046152A (en) | Diode structure in semiconductor integrated circuit and method of making same | |
GB1012123A (en) | Improvements in or relating to semiconductor devices | |
GB1193692A (en) | Process for Fabricating Integrated Circuits | |
GB1024359A (en) | Semiconductor structures poviding both unipolar transistor and bipolar transistor functions and method of making same | |
GB1073551A (en) | Integrated circuit comprising a diode and method of making the same | |
ES355602A1 (en) | Method of manufacturing a semiconductor device comprising complementary transistors | |
GB1298059A (en) | Improvements in semiconductor devices | |
GB1217472A (en) | Integrated circuits | |
GB1310412A (en) | Semiconductor devices | |
GB1229294A (en) | ||
GB1455260A (en) | Semiconductor devices | |
GB1076371A (en) | Semiconductor device with auxiliary junction for enhancing breakdown voltage of primary junction | |
GB1358612A (en) | Monolithic semiconductor device | |
GB1073554A (en) | Planar semiconductor devices | |
GB995700A (en) | Double epitaxial layer semiconductor structures | |
GB1270498A (en) | Semiconductor devices | |
GB1165860A (en) | Semiconductor Device with a Large Area PN-Junction | |
GB1147676A (en) | Semiconductor device | |
GB1028485A (en) | Semiconductor devices |