GB1016568A - Fault location arrangement - Google Patents
Fault location arrangementInfo
- Publication number
- GB1016568A GB1016568A GB21218/64A GB2121864A GB1016568A GB 1016568 A GB1016568 A GB 1016568A GB 21218/64 A GB21218/64 A GB 21218/64A GB 2121864 A GB2121864 A GB 2121864A GB 1016568 A GB1016568 A GB 1016568A
- Authority
- GB
- United Kingdom
- Prior art keywords
- gates
- outputs
- output
- circuits
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1608—Error detection by comparing the output signals of redundant hardware
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/02—Comparing digital values
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
1,016,568. Electric selective signalling. STANDARD TELEPHONES & CABLES Ltd. May 22, 1964 [May 27, 1963], No. 21218/64. Heading G4H. In a recoding circuit there are two identical logical circuits S1, S2, each effecting the recoding and comparators A1-An for comparing the individual bits of the outputs of the two circuits and means which upon disagreement being detected causes a test circuit to determine which of the two outputs satisfies a parity check so as to indicate which of the logical circuits S1, S2 is faulty. As described the input from source W, in binary scale, passes via gates L1-Lm and L<SP>1</SP>1-L<SP>1</SP>m to the circuits S1, S2. The outputs are in the form of markings on two out of five leads. Corresponding leads in each output are connected to comparators A1-An. A disagreement sets trigger X1 causing input gates L1-Lm and L<SP>1</SP>1 to L<SP>1</SP>m to be blocked. The output gates G1-Gn and G<SP>1</SP>1-G<SP>1</SP>n are also blocked. The outputs from circuits S1, S2 are entered in shift registers R1, R2. Trigger X1, when set, sets trigger X<SP>1</SP>1 to open gates P, P1 to allow clock pulses to pass from generator PG to counter C and to cause the data in stores R1, R2 to circulate. The " 1 " bits are counted by scale-of-two counters Y1, Y2. If both outputs have the correct parity (even) gates Q2 and Q3 respond. Incorrect parities enable gates Q1 and Q4. If both these gates respond a general alarm is given. An incorrect parity on one output only gives an output from gates Q5 to Q6 to set triggers Y3 or Y4. The set outputs of either of these triggers resets trigger X1. The input and output gates relating to the faulty circuit S1 or S2 remain blocked so that it is effectively switched out of use. The register R1 or R2 relating to the non-faulty circuit is read out through gates G1-Gn or G<SP>1</SP>1-G<SP>1</SP>n. In another form the parity is tested by a parallel-type circuit to avoid the use of a recirculating shift register.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL293225 | 1963-05-27 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1016568A true GB1016568A (en) | 1966-01-12 |
Family
ID=19754732
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB21218/64A Expired GB1016568A (en) | 1963-05-27 | 1964-05-22 | Fault location arrangement |
Country Status (7)
Country | Link |
---|---|
BE (1) | BE648442A (en) |
CH (1) | CH446774A (en) |
DE (1) | DE1292892B (en) |
ES (1) | ES300083A1 (en) |
FR (1) | FR1397675A (en) |
GB (1) | GB1016568A (en) |
NL (1) | NL293225A (en) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR1314695A (en) * | 1962-02-08 | 1963-01-11 | Potter Instrument Co Inc | Method and apparatus for checking the accuracy of information recorded on magnetic tape in calculators |
-
0
- NL NL293225D patent/NL293225A/xx unknown
-
1964
- 1964-05-21 ES ES300083A patent/ES300083A1/en not_active Expired
- 1964-05-22 GB GB21218/64A patent/GB1016568A/en not_active Expired
- 1964-05-23 DE DEST22157A patent/DE1292892B/en active Pending
- 1964-05-26 CH CH685464A patent/CH446774A/en unknown
- 1964-05-27 BE BE648442D patent/BE648442A/xx unknown
- 1964-05-27 FR FR975984A patent/FR1397675A/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
ES300083A1 (en) | 1964-11-16 |
CH446774A (en) | 1967-11-15 |
NL293225A (en) | |
FR1397675A (en) | 1965-04-30 |
DE1292892B (en) | 1969-04-17 |
BE648442A (en) | 1964-11-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3517175A (en) | Digital signal comparators | |
ES413317A1 (en) | Programmable, tester for protection and safeguards logic functions | |
GB1421936A (en) | Testing integrated circuits | |
GB1104967A (en) | Signal translating arrangements | |
GB1022977A (en) | Improvements in and relating to digital apparatus | |
US3016517A (en) | Redundant logic circuitry | |
GB1437066A (en) | Error checking circuits | |
GB1016568A (en) | Fault location arrangement | |
US3414720A (en) | Pulse rate multiplier | |
ES400051A1 (en) | Data processing system | |
US3335404A (en) | Continuous monitor and binary chain code transmitter and receiver system | |
US3744024A (en) | Circuit for detecting the presence of other than one-bit-out-of-n bits | |
PL131895B1 (en) | Apparatus for monitoring proper operation of electronic circuit | |
US3573445A (en) | Device for programmed check of digital computers | |
GB1122472A (en) | Systems for testing components of logic circuits | |
US3581068A (en) | Counter controlled digital limit detector | |
US3609546A (en) | Arrangement for indicating leak currents in a diode matrix by means of current sensors in the conductors of the matrix | |
US3613014A (en) | Check circuit for ring counter | |
US3297859A (en) | Counting direction control circuit for use with reversible counters | |
GB1220837A (en) | Error detecting circuit for counter group | |
US3331953A (en) | Self-checking counter | |
US3092807A (en) | Check number generator | |
SU769493A1 (en) | Device for diagnosis of faults of discrete objects | |
GB685218A (en) | Improvements in or relating to electronic digital computing devices | |
SU443337A1 (en) | Device for checking electrical installation |