GB0806766D0 - Buffer circuit having electrostatic discharge protection - Google Patents
Buffer circuit having electrostatic discharge protectionInfo
- Publication number
- GB0806766D0 GB0806766D0 GBGB0806766.2A GB0806766A GB0806766D0 GB 0806766 D0 GB0806766 D0 GB 0806766D0 GB 0806766 A GB0806766 A GB 0806766A GB 0806766 D0 GB0806766 D0 GB 0806766D0
- Authority
- GB
- United Kingdom
- Prior art keywords
- buffer circuit
- electrostatic discharge
- discharge protection
- protection
- electrostatic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0259—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
- H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
- H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0806766A GB2445327B (en) | 2004-02-07 | 2004-12-30 | Buffer circuit having electrostatic discharge protection |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020040008147A KR100781537B1 (en) | 2004-02-07 | 2004-02-07 | Semiconductor device for protecting electrostatic discharge and semiconductor integrated circuit employing the same |
US10/986,771 US7271629B2 (en) | 2004-02-07 | 2004-11-15 | Buffer circuit having electrostatic discharge protection |
GB0806766A GB2445327B (en) | 2004-02-07 | 2004-12-30 | Buffer circuit having electrostatic discharge protection |
GB0617597A GB2430821B (en) | 2004-02-07 | 2004-12-30 | Buffer circuit having electrostatic discharge protection |
Publications (3)
Publication Number | Publication Date |
---|---|
GB0806766D0 true GB0806766D0 (en) | 2008-05-14 |
GB2445327A GB2445327A (en) | 2008-07-02 |
GB2445327B GB2445327B (en) | 2008-08-13 |
Family
ID=39523731
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB0806764A Active GB2445502B (en) | 2004-02-07 | 2004-12-30 | Buffer circuit having electrostatic discharge protection |
GB0806766A Active GB2445327B (en) | 2004-02-07 | 2004-12-30 | Buffer circuit having electrostatic discharge protection |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB0806764A Active GB2445502B (en) | 2004-02-07 | 2004-12-30 | Buffer circuit having electrostatic discharge protection |
Country Status (1)
Country | Link |
---|---|
GB (2) | GB2445502B (en) |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0693497B2 (en) * | 1986-07-30 | 1994-11-16 | 日本電気株式会社 | Complementary MIS integrated circuit |
JPS63234623A (en) * | 1987-03-23 | 1988-09-29 | Toshiba Corp | Semiconductor integrated circuit |
US4789917A (en) * | 1987-08-31 | 1988-12-06 | National Semiconductor Corp. | MOS I/O protection using switched body circuit design |
US5381059A (en) * | 1993-12-30 | 1995-01-10 | Intel Corporation | CMOS tristateable buffer |
US5521530A (en) * | 1994-08-31 | 1996-05-28 | Oki Semiconductor America, Inc. | Efficient method and resulting structure for integrated circuits with flexible I/O interface and power supply voltages |
US5892377A (en) * | 1996-03-25 | 1999-04-06 | Intel Corporation | Method and apparatus for reducing leakage currents in an I/O buffer |
US6075686A (en) * | 1997-07-09 | 2000-06-13 | Industrial Technology Research Institute | ESD protection circuit for mixed mode integrated circuits with separated power pins |
JP2001185686A (en) * | 1999-12-24 | 2001-07-06 | Seiko Epson Corp | Semiconductor integrated device |
US6327126B1 (en) * | 2000-01-28 | 2001-12-04 | Motorola, Inc. | Electrostatic discharge circuit |
-
2004
- 2004-12-30 GB GB0806764A patent/GB2445502B/en active Active
- 2004-12-30 GB GB0806766A patent/GB2445327B/en active Active
Also Published As
Publication number | Publication date |
---|---|
GB2445327B (en) | 2008-08-13 |
GB2445502A (en) | 2008-07-09 |
GB0806764D0 (en) | 2008-05-14 |
GB2445327A (en) | 2008-07-02 |
GB2445502B (en) | 2008-08-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI319253B (en) | Protecting circuits and methods from electrostatic discharge | |
TWI351012B (en) | Electronic device with electrostatic discharge protection circuitry | |
HK1110705A1 (en) | Protection circuit | |
TWI340453B (en) | Efficient protection structure for reverse pin-to-pin electrostatic discharge | |
AU2003297407A8 (en) | Testable electrostatic discharge protection circuits | |
TWI367695B (en) | Integrated circuit and electrostatic discharge protection circuit | |
EP1794795A4 (en) | Bi-directional esd protection circuit | |
EP1927174A4 (en) | Esd protection circuits | |
EP1837698A4 (en) | Protection glasses-use lens | |
EP1829106A4 (en) | Body-biased pmos protection against electrotatic discharge | |
GB0520766D0 (en) | Surge suppressor | |
EP1581842A4 (en) | Circuit protection system | |
GB0714703D0 (en) | Electrostatic discharge prevention circuit | |
EP1581989A4 (en) | Circuit protection system | |
ZA200703245B (en) | Protectors | |
GB0621293D0 (en) | Voltage buffer circuit | |
IL156712A0 (en) | Electrostatic discharge system | |
GB0611674D0 (en) | Electrostatic discharge protection circuit and method | |
SG131119A1 (en) | Electrostatic discharge protection device with complementary dual drain implant | |
GB2410385B (en) | Snubber circuit | |
AU2002315976A1 (en) | Circuit for electrostatic discharge protection | |
GB0329666D0 (en) | Electrostatic discharge protection shield device | |
GB0426277D0 (en) | Priority service protection | |
EP1774617A4 (en) | Line-doubler delay circuit | |
PL1528187T3 (en) | High-water protection |