GB0611810D0 - ADC filter - Google Patents
ADC filterInfo
- Publication number
- GB0611810D0 GB0611810D0 GBGB0611810.3A GB0611810A GB0611810D0 GB 0611810 D0 GB0611810 D0 GB 0611810D0 GB 0611810 A GB0611810 A GB 0611810A GB 0611810 D0 GB0611810 D0 GB 0611810D0
- Authority
- GB
- United Kingdom
- Prior art keywords
- filter
- receive
- decimation
- clock
- fir
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0248—Filters characterised by a particular frequency response or filtering method
- H03H17/0282—Sinc or gaussian filters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0283—Filters characterised by the filter structure
- H03H17/0286—Combinations of filter structures
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/0283—Filters characterised by the filter structure
- H03H17/0286—Combinations of filter structures
- H03H17/0288—Recursive, non-recursive, ladder, lattice structures
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
- H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
- H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
- H03H17/0635—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies
- H03H17/065—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies the ratio being integer
- H03H17/0664—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies the ratio being integer where the output-delivery frequency is lower than the input sampling frequency, i.e. decimation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/02—Delta modulation, i.e. one-bit differential modulation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step
- H03M3/462—Details relating to the decimation process
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/412—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution
- H03M3/422—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
- H03M3/43—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a single bit one
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/436—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type
- H03M3/456—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type the modulator having a first order loop filter in the feedforward path
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
A decimation filter for use with a delta-sigma analogue-to-digital converter comprises a finite impulse response (FIR) filter and a first-order sinc filter. The sinc filter comprises a counter adapted to receive an input clock and a decimation clock as well as input data, a latch adapted to receive the decimation clock and the input data following passage through the FIR filter, an adder/subtractor adapted to receive the output from the latch as well as the outputs from the counter and the FIR filter, and a register adapted to receive the output from the adder/subtractor and the decimation clock.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0611810A GB2439115A (en) | 2006-06-15 | 2006-06-15 | ADC filter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0611810A GB2439115A (en) | 2006-06-15 | 2006-06-15 | ADC filter |
Publications (2)
Publication Number | Publication Date |
---|---|
GB0611810D0 true GB0611810D0 (en) | 2006-07-26 |
GB2439115A GB2439115A (en) | 2007-12-19 |
Family
ID=36775659
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB0611810A Withdrawn GB2439115A (en) | 2006-06-15 | 2006-06-15 | ADC filter |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB2439115A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117544133A (en) * | 2024-01-08 | 2024-02-09 | 赛卓电子科技(上海)股份有限公司 | Digital filtering method applied to low-speed delta-sigma ADC, digital filter and delta-sigma ADC |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108156401B (en) * | 2017-12-19 | 2020-07-28 | 重庆湃芯创智微电子有限公司 | Low power consumption compact digital decimation filter for CMOS image sensor |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5592165A (en) * | 1995-08-15 | 1997-01-07 | Sigmatel, Inc. | Method and apparatus for an oversampled digital to analog convertor |
JP3327114B2 (en) * | 1996-04-24 | 2002-09-24 | ソニー株式会社 | Signal processing device, signal recording device, and signal reproducing device |
US6321246B1 (en) * | 1998-09-16 | 2001-11-20 | Cirrus Logic, Inc. | Linear phase FIR sinc filter with multiplexing |
US6369634B1 (en) * | 2000-01-15 | 2002-04-09 | Cirrus Logic, Inc. | Delay systems and methods using a variable delay sinc filter |
-
2006
- 2006-06-15 GB GB0611810A patent/GB2439115A/en not_active Withdrawn
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117544133A (en) * | 2024-01-08 | 2024-02-09 | 赛卓电子科技(上海)股份有限公司 | Digital filtering method applied to low-speed delta-sigma ADC, digital filter and delta-sigma ADC |
CN117544133B (en) * | 2024-01-08 | 2024-03-26 | 赛卓电子科技(上海)股份有限公司 | Digital filtering method applied to low-speed delta-sigma ADC, digital filter and delta-sigma ADC |
Also Published As
Publication number | Publication date |
---|---|
GB2439115A (en) | 2007-12-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200705830A (en) | Third order sigma-delta modulator | |
TW200721701A (en) | Low-pass filter based delta-sigma modulator | |
EP2541345A3 (en) | Time difference adders, time difference accumulators, sigma-delta time-to-digital converters, digital phase locked loops and temperature sensors | |
EP2779464A3 (en) | Continuous-time oversampling pipeline analog-to-digital converter | |
EP2353079A4 (en) | File input/output scheduler using immediate data chunking | |
GB2421377B (en) | Signal Processing System Having an ADC Delta-Sigma Modulator with Single-Ended Input and Feedback Signal Inputs | |
WO2007002647A3 (en) | Managing metadata for graph-based computations | |
JP2007503659A5 (en) | ||
WO2009090496A3 (en) | Analog-to-digital converter timing circuits | |
EP2273682A4 (en) | Integrator, resonator, and oversampling a/d converter | |
ATE522980T1 (en) | SIGMA DELTA MODULATION WITH OFFSET | |
HK1117901A1 (en) | Single input, multiple output flow meter | |
WO2010036601A3 (en) | Sigma-delta converter noise cancellation | |
GB0814815D0 (en) | Disambiguation of compound text input with limitation of data sources | |
EP2033323A4 (en) | Multiple input multiple output signal receiving apparatus with optimized performance | |
GB0817575D0 (en) | An asynchronous delta-sigma modulator and a method for the delta-sigma modulation of an input signal | |
WO2010090675A3 (en) | Extensibility for web based diagram visualization | |
GB0611810D0 (en) | ADC filter | |
TW200742274A (en) | Sigma-delta modulator | |
TW200701138A (en) | Interpolation process circuit | |
WO2010148259A3 (en) | Combinatorial circuit with shorter delay when inputs arrive sequantially and delta sigma modulator using the combinatorial circuit | |
Strohmer et al. | Fast reconstruction algorithms for periodic nonuniform sampling with applications to time-interleaved ADCs | |
GB2481737A (en) | Performing multiplication using an analog-to-digital converter | |
WO2008102091A3 (en) | Method for processing a digital signal in a digital delta-sigma modulator, and digital delta-sigma modulator therefor | |
ITBS20080185A1 (en) | ARITHMETIC-LOGIC UNIT FOR PROCESSOR OF DIGITAL SIGNALS |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
732E | Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977) | ||
WAP | Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1) |