GB0214098D0 - Processor system wake-up - Google Patents

Processor system wake-up

Info

Publication number
GB0214098D0
GB0214098D0 GBGB0214098.6A GB0214098A GB0214098D0 GB 0214098 D0 GB0214098 D0 GB 0214098D0 GB 0214098 A GB0214098 A GB 0214098A GB 0214098 D0 GB0214098 D0 GB 0214098D0
Authority
GB
United Kingdom
Prior art keywords
processor system
processor
components
activated
wake
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GBGB0214098.6A
Other versions
GB2382180B (en
GB2382180A (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sendo International Ltd
Original Assignee
Sendo International Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sendo International Ltd filed Critical Sendo International Ltd
Publication of GB0214098D0 publication Critical patent/GB0214098D0/en
Publication of GB2382180A publication Critical patent/GB2382180A/en
Priority to AU2003236890A priority Critical patent/AU2003236890A1/en
Priority to PCT/GB2003/002274 priority patent/WO2003100632A2/en
Application granted granted Critical
Publication of GB2382180B publication Critical patent/GB2382180B/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/177—Initialisation or configuration control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4405—Initialisation of multiprocessor systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04W—WIRELESS COMMUNICATION NETWORKS
    • H04W52/00—Power management, e.g. TPC [Transmission Power Control], power saving or power classes
    • H04W52/02—Power saving arrangements
    • H04W52/0209—Power saving arrangements in terminal devices
    • H04W52/0261—Power saving arrangements in terminal devices managing power supply demand, e.g. depending on battery level
    • H04W52/0287—Power saving arrangements in terminal devices managing power supply demand, e.g. depending on battery level changing the clock frequency of a controller in the equipment
    • H04W52/0293—Power saving arrangements in terminal devices managing power supply demand, e.g. depending on battery level changing the clock frequency of a controller in the equipment having a sub-controller with a low clock frequency switching on and off a main controller with a high clock frequency
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks

Abstract

A method of waking up components in a dual-processor based system. The system includes a first processor system to be activated. Upon activation, components in a second processor based system are required to be likewise activated. The method comprises initiating a wake-up process of a first processor system, waking-up the first processor system components, and generating an interrupt signal. The interrupt signal is passed to the second processor system to initiate a wake-up process of the second processor system components that are required to be woken for the wake-up process of the first processor system. This is performed such that the second processor system components are activated at, or before, a time when the first processor system requires second processor system components to be activated. A dual processor based system is also described. In this manner, components used in a second processor system, for example a man machine processor system, are awoken in a timely manner when they are needed in the awakening process of the first processor system, for example a GSM processor system to facilitate the periodic scanning of a GSM control channel or timeslots. This prevents delay and reduces power consumption.
GB0214098A 2002-05-28 2002-06-19 Processor system wake-up Expired - Lifetime GB2382180B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
AU2003236890A AU2003236890A1 (en) 2002-05-28 2003-05-27 Dual-processor based system and method of waking up components therein
PCT/GB2003/002274 WO2003100632A2 (en) 2002-05-28 2003-05-27 Dual-processor based system and method of waking up components therein

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GBGB0212260.4A GB0212260D0 (en) 2002-05-28 2002-05-28 System wakeup

Publications (3)

Publication Number Publication Date
GB0214098D0 true GB0214098D0 (en) 2002-07-31
GB2382180A GB2382180A (en) 2003-05-21
GB2382180B GB2382180B (en) 2003-10-22

Family

ID=9937557

Family Applications (2)

Application Number Title Priority Date Filing Date
GBGB0212260.4A Ceased GB0212260D0 (en) 2002-05-28 2002-05-28 System wakeup
GB0214098A Expired - Lifetime GB2382180B (en) 2002-05-28 2002-06-19 Processor system wake-up

Family Applications Before (1)

Application Number Title Priority Date Filing Date
GBGB0212260.4A Ceased GB0212260D0 (en) 2002-05-28 2002-05-28 System wakeup

Country Status (1)

Country Link
GB (2) GB0212260D0 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7493435B2 (en) * 2003-10-06 2009-02-17 Intel Corporation Optimization of SMI handling and initialization
EP1996993B1 (en) * 2006-01-10 2015-03-11 Cupp Computing As Dual mode power-saving computing system
US8615647B2 (en) 2008-02-29 2013-12-24 Intel Corporation Migrating execution of thread between cores of different instruction set architecture in multi-core processor and transitioning each core to respective on / off power state

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60230261A (en) * 1984-04-28 1985-11-15 Toshiba Corp Initializing control system in multi-processor system
US6158000A (en) * 1998-09-18 2000-12-05 Compaq Computer Corporation Shared memory initialization method for system having multiple processor capability

Also Published As

Publication number Publication date
GB2382180B (en) 2003-10-22
GB0212260D0 (en) 2002-07-10
GB2382180A (en) 2003-05-21

Similar Documents

Publication Publication Date Title
KR101412676B1 (en) Control of sleep modes in a wireless transceiver
WO2004019194A3 (en) Method and apparatus for adaptive power consumption
JPH0744477B2 (en) Small digital radio receiver
AU2002326632A1 (en) Dual mode bluetooth/wireless device with wake-up times optimized for power control
WO2003021409A3 (en) Dynamic voltage control method and apparatus
CN101876847A (en) Power reduction in microcontrollers
TW200620857A (en) Method and system for reducing power consumption of IrDA enabled handsets by turning ON/OFF an IrDA port dynamically
WO2001050780A3 (en) Reduction of power consumption with increased standby time in wireless communications device
EP1586979A2 (en) Power reduction for unintentional activation of a wireless input device
TW374871B (en) Control circuit and waking method by a peripheral equipment when the computer enters into the standby status
TW200636485A (en) Method, apparatus and system to generate an interrupt by monitoring an external interface
CN110568921B (en) Method for reducing chip power consumption
CN108345376B (en) Low-power chip awakening method and device and low-power chip
GB2382180B (en) Processor system wake-up
US6064252A (en) Clock supply apparatus reducing consumption of power
KR100755652B1 (en) Beacon receiving system and method for saving power of the same
US8661271B2 (en) Apparatus and method to control the state of a power supply when a trigger signal is received during a predetermined time period
ATE408863T1 (en) DATA PROCESSING SYSTEM WITH VARIABLE CLOCK RATE
TWI268410B (en) Circuit and method for generating a clock signal
WO2003100632A3 (en) Dual-processor based system and method of waking up components therein
JPH04370778A (en) Position measuring apparatus
EP1408406A3 (en) Arithmetic unit with reduced startup time and method of loading data
GB2334596B (en) Control system
WO2018116450A1 (en) Wireless communication device and control program
CN113032020B (en) Method for DCM to stably receive RKE single-frame RF signals in low-power-consumption mode

Legal Events

Date Code Title Description
732E Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977)
732E Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977)
732E Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977)

Free format text: REGISTERED BETWEEN 20180712 AND 20180718

PE20 Patent expired after termination of 20 years

Expiry date: 20220618