GB0015841D0 - Multi-path sigma delta modulator - Google Patents
Multi-path sigma delta modulatorInfo
- Publication number
- GB0015841D0 GB0015841D0 GB0015841A GB0015841A GB0015841D0 GB 0015841 D0 GB0015841 D0 GB 0015841D0 GB 0015841 A GB0015841 A GB 0015841A GB 0015841 A GB0015841 A GB 0015841A GB 0015841 D0 GB0015841 D0 GB 0015841D0
- Authority
- GB
- United Kingdom
- Prior art keywords
- sigma
- delta
- section
- delta modulator
- sigma delta
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/322—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M3/324—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement
- H03M3/346—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement by suppressing active signals at predetermined times, e.g. muting, using non-overlapping clock phases
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/322—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M3/368—Continuously compensating for, or preventing, undesired influence of physical parameters of noise other than the quantisation noise already being shaped inherently by delta-sigma modulators
- H03M3/37—Compensation or reduction of delay or phase error
- H03M3/374—Relaxation of settling time constraints, e.g. slew rate enhancement
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
- H03M3/40—Arrangements for handling quadrature signals, e.g. complex modulators
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
A multi-path sigma-delta modulator (40) has a sample and hold (S/H) section (41) that converts a received analog signal (25) into quadrature and in-phase signals (45,46) and first and second sigma-delta A/D converter stages (52,53) coupled to the S/H section (41) to convert the respective quadrature and in-phase signals into digital output signals, wherein the S/H section (41) and the sigma-delta A/D converters (52, 53) are controlled by non-overlapping clocks wherein the duration of the S/H clock (P1) is shorter than the duration of the sigma-delta A/D converter stage clocks (P2A,P2B).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0015841A GB2364188A (en) | 2000-06-28 | 2000-06-28 | Multi-path sigma delta modulator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0015841A GB2364188A (en) | 2000-06-28 | 2000-06-28 | Multi-path sigma delta modulator |
Publications (2)
Publication Number | Publication Date |
---|---|
GB0015841D0 true GB0015841D0 (en) | 2000-08-23 |
GB2364188A GB2364188A (en) | 2002-01-16 |
Family
ID=9894584
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB0015841A Withdrawn GB2364188A (en) | 2000-06-28 | 2000-06-28 | Multi-path sigma delta modulator |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB2364188A (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE60215463T2 (en) * | 2002-05-22 | 2007-02-08 | Freescale Semiconductor, Inc., Austin | Analog-to-digital converter arrangement and method |
US7242334B2 (en) * | 2005-12-09 | 2007-07-10 | Sirific Wireless Corporation | Wireless receiver circuit with merged ADC and filter |
US8264387B2 (en) | 2006-03-31 | 2012-09-11 | Silicon Laboratories Inc. | Transceiver having multiple signal processing modes of operation |
DE102006057926A1 (en) | 2006-12-08 | 2008-06-12 | Robert Bosch Gmbh | Bandpass filter sigma-delta analog-to-digital converter, e.g. for radio receiver, has two cascaded bandpass filters with first receiving feedback via digital-to-analog converter and control module and second direct from another converter |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2328353B (en) * | 1997-08-16 | 2002-10-02 | Nec Technologies | GSM mobile receiver |
-
2000
- 2000-06-28 GB GB0015841A patent/GB2364188A/en not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
GB2364188A (en) | 2002-01-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MX153054A (en) | IMPROVEMENTS IN DELTA SIGMA MODULATOR TO DIGITALLY CODE AN ANALOGUE INPUT SIGNAL | |
WO1999008389A3 (en) | A digital communication device and a mixer | |
WO2001026234A3 (en) | Sigma delta modulator | |
WO2002017495A3 (en) | Multiple mode analog-to-digital converter employing a single quantizer | |
EP0748092A3 (en) | Modulation method and modulator for digital signal | |
EP0308982A3 (en) | Analog-to-digital converter having an excellent signal-to-noise ratio for small signals | |
BR9912530A (en) | Efficient hardware transceiver with delta-sigma digital-to-analog converter | |
GB2190258B (en) | A subranging analog-to-digital converter | |
CA2547050A1 (en) | Low power sigma delta modulator | |
EP1081863A3 (en) | Delta-sigma modulator with two-step quantization, and method for using two-step quantization in delta-sigma modulation | |
KR970063948A (en) | Digital-to-Analog Converter and Pseudo-Energy Reduction Method Using the Same | |
EP1193880A3 (en) | A subranging sigma delta modulator | |
EP1178612A3 (en) | Continuous time delta-sigma modulator | |
EP0757446A3 (en) | Analogue to digital and digital to analogue converters | |
ATE253270T1 (en) | ELECTRONIC DIGITAL TO ANALOG CONVERTER ARRANGEMENT FOR A BASEBAND TRANSMISSION CHAIN | |
WO2001011785A3 (en) | Cascade sigma-delta modulator | |
GB2408858B (en) | Word length reduction circuit | |
GB0015841D0 (en) | Multi-path sigma delta modulator | |
WO2002101931A3 (en) | Pipeline ad converter | |
ATE308160T1 (en) | ANOLOG-DIGITAL CONVERTERS AND DIGITAL-ANALOG CONVERTERS | |
TW200501592A (en) | Variable rate sigma delta modulator | |
WO2002021689A3 (en) | Multi-channel precision synchronous voltage-to-frequency converter | |
EP0165014A3 (en) | Sampling rate converter for delta modulated signals | |
EP0602718A3 (en) | Analog-to-digital converter for converting a multitude of analog input signals into digital output signals by means of one sigma-delta modulator. | |
WO1990003695A3 (en) | Process and device for converting the scanning signal of an analog input signal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WAP | Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1) |