GB0002249D0 - Data receiving circuit and clock recovery therein - Google Patents
Data receiving circuit and clock recovery thereinInfo
- Publication number
- GB0002249D0 GB0002249D0 GB0002249A GB0002249A GB0002249D0 GB 0002249 D0 GB0002249 D0 GB 0002249D0 GB 0002249 A GB0002249 A GB 0002249A GB 0002249 A GB0002249 A GB 0002249A GB 0002249 D0 GB0002249 D0 GB 0002249D0
- Authority
- GB
- United Kingdom
- Prior art keywords
- receiving circuit
- data receiving
- clock recovery
- clock
- recovery
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000011084 recovery Methods 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/0807—Details of the phase-locked loop concerning mainly a recovery circuit for the reference signal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0079—Receiver details
- H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0002249A GB2359223A (en) | 2000-02-02 | 2000-02-02 | Clock recovery where the clock is synchronised to its own output transitions when there are no input data transitions |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0002249A GB2359223A (en) | 2000-02-02 | 2000-02-02 | Clock recovery where the clock is synchronised to its own output transitions when there are no input data transitions |
Publications (2)
Publication Number | Publication Date |
---|---|
GB0002249D0 true GB0002249D0 (en) | 2000-03-22 |
GB2359223A GB2359223A (en) | 2001-08-15 |
Family
ID=9884716
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB0002249A Withdrawn GB2359223A (en) | 2000-02-02 | 2000-02-02 | Clock recovery where the clock is synchronised to its own output transitions when there are no input data transitions |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB2359223A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110492986A (en) * | 2019-09-11 | 2019-11-22 | 吉林省广播电视研究所(吉林省广播电视局科技信息中心) | Single fiber chronometer time predicts synchronous electronic system |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2005109733A1 (en) * | 2004-05-06 | 2005-11-17 | Igor Anatolievich Abrosimov | Clock frequency reduction in communications receiver with coding |
DE102008011845A1 (en) * | 2007-09-21 | 2009-04-02 | Rohde & Schwarz Gmbh & Co. Kg | Method and device for clock recovery |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1571784A (en) * | 1978-05-30 | 1980-07-16 | Plessey Co Ltd | Clock regenerators |
JPS5797751A (en) * | 1980-12-10 | 1982-06-17 | Clarion Co Ltd | Circuit for adding artificial synchronizing signal |
CA2110030C (en) * | 1992-11-30 | 1998-09-15 | Fumio Nakano | Method and apparatus for clock synchronizing system |
-
2000
- 2000-02-02 GB GB0002249A patent/GB2359223A/en not_active Withdrawn
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110492986A (en) * | 2019-09-11 | 2019-11-22 | 吉林省广播电视研究所(吉林省广播电视局科技信息中心) | Single fiber chronometer time predicts synchronous electronic system |
CN110492986B (en) * | 2019-09-11 | 2023-06-23 | 吉林省广播电视研究所(吉林省广播电视局科技信息中心) | Single-fiber precise time prediction synchronous electronic system |
Also Published As
Publication number | Publication date |
---|---|
GB2359223A (en) | 2001-08-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2397733B (en) | Clock recovery circuitry | |
AU2001245715A1 (en) | Clock data recovery circuitry associated with programmable logic device circuitry | |
GB2357382B (en) | Clock recovery PLL | |
EP1272933A4 (en) | Electronic transaction systems and methods therefor | |
GB0007360D0 (en) | Electronic wallet | |
EP1235378A4 (en) | Digital data radio receiving device and method | |
EP1619819A4 (en) | Clock data recovery circuit | |
GB2359706B (en) | Integrated data clock extractor | |
DE60231266D1 (en) | Circuit for data and clock recovery | |
HK1046555B (en) | Electronic watch | |
HK1049388A1 (en) | Electronic data interchange system | |
EP1152577A4 (en) | Clock reproducing circuit | |
EP0735692A3 (en) | Data clock recovery circuit | |
GB0105125D0 (en) | Data reader | |
GB2364221B (en) | Clock recovery circuit and method | |
GB0002249D0 (en) | Data receiving circuit and clock recovery therein | |
GB2387092B (en) | Data receiving circuit and method | |
HK1044597A1 (en) | Electronic timepiece | |
EP1223482A4 (en) | Electronic clock | |
HK1039183B (en) | Electronic timepiece | |
SG74622A1 (en) | Clock recovery circuit | |
TW474472U (en) | Electronic card connector | |
GB2344311B (en) | Electronic data card | |
IL134487A0 (en) | A pocket sized electronic card | |
GB0027894D0 (en) | Electronic writing system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WAP | Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1) |