FR3112025B1 - Transistor a electrodes interdigitees, comprenant un terminal de grille connecte par une pluralite de vias verticaux aux electrodes de grille - Google Patents
Transistor a electrodes interdigitees, comprenant un terminal de grille connecte par une pluralite de vias verticaux aux electrodes de grille Download PDFInfo
- Publication number
- FR3112025B1 FR3112025B1 FR2006863A FR2006863A FR3112025B1 FR 3112025 B1 FR3112025 B1 FR 3112025B1 FR 2006863 A FR2006863 A FR 2006863A FR 2006863 A FR2006863 A FR 2006863A FR 3112025 B1 FR3112025 B1 FR 3112025B1
- Authority
- FR
- France
- Prior art keywords
- electrodes
- grid
- transistor
- gate
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000005669 field effect Effects 0.000 abstract 2
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/4824—Pads with extended contours, e.g. grid structure, branch structure, finger structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/32227—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Junction Field-Effect Transistors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
L’invention concerne un transistor à effet de champ (100) présentant une structure interdigitée et comprenant : - plusieurs cellules élémentaires de transistor (50) disposées en parallèle, chaque cellule élémentaire comprenant une électrode de source (1), une électrode de drain (3) et une électrode de grille (2) intercalée entre les électrodes de source et de drain, - un terminal de source (10) et un terminal de drain (30) respectivement connectés aux électrodes de sources (1) et aux électrodes de drain (3) des cellules élémentaires (50), - un terminal de grille (20) connecté aux électrodes de grille (2) des cellules élémentaires. Le transistor à effet de champ (100) comprend uniquement des vias conducteurs verticaux pour connecter les électrodes de grille au terminal de grille, et le terminal de grille (20) est disposé à l’aplomb de tout ou partie des cellules élémentaires (50). Figure 2
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR2006863A FR3112025B1 (fr) | 2020-06-30 | 2020-06-30 | Transistor a electrodes interdigitees, comprenant un terminal de grille connecte par une pluralite de vias verticaux aux electrodes de grille |
PCT/FR2021/051069 WO2022003265A1 (fr) | 2020-06-30 | 2021-06-15 | Transistor a electrodes interdigitees, comprenant un terminal de grille connecte par une pluralite de vias verticaux aux electrodes de grille |
EP21737725.8A EP4173033A1 (fr) | 2020-06-30 | 2021-06-15 | Transistor a electrodes interdigitees, comprenant un terminal de grille connecte par une pluralite de vias verticaux aux electrodes de grille |
US18/003,486 US20230253401A1 (en) | 2020-06-30 | 2021-06-15 | Transistor with interdigit electrodes, comprising a gate terminal connected by a plurality of vertical vias to the gate electrodes |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR2006863 | 2020-06-30 | ||
FR2006863A FR3112025B1 (fr) | 2020-06-30 | 2020-06-30 | Transistor a electrodes interdigitees, comprenant un terminal de grille connecte par une pluralite de vias verticaux aux electrodes de grille |
Publications (2)
Publication Number | Publication Date |
---|---|
FR3112025A1 FR3112025A1 (fr) | 2021-12-31 |
FR3112025B1 true FR3112025B1 (fr) | 2023-04-21 |
Family
ID=72885690
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR2006863A Active FR3112025B1 (fr) | 2020-06-30 | 2020-06-30 | Transistor a electrodes interdigitees, comprenant un terminal de grille connecte par une pluralite de vias verticaux aux electrodes de grille |
Country Status (4)
Country | Link |
---|---|
US (1) | US20230253401A1 (fr) |
EP (1) | EP4173033A1 (fr) |
FR (1) | FR3112025B1 (fr) |
WO (1) | WO2022003265A1 (fr) |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9029866B2 (en) * | 2009-08-04 | 2015-05-12 | Gan Systems Inc. | Gallium nitride power devices using island topography |
US9362267B2 (en) * | 2012-03-15 | 2016-06-07 | Infineon Technologies Americas Corp. | Group III-V and group IV composite switch |
TWI577022B (zh) * | 2014-02-27 | 2017-04-01 | 台達電子工業股份有限公司 | 半導體裝置與應用其之半導體裝置封裝體 |
US10128377B2 (en) * | 2017-02-24 | 2018-11-13 | International Business Machines Corporation | Independent gate FinFET with backside gate contact |
US10103233B1 (en) * | 2017-09-29 | 2018-10-16 | Nxp Usa, Inc. | Transistor die with drain via arrangement, and methods of manufacture thereof |
-
2020
- 2020-06-30 FR FR2006863A patent/FR3112025B1/fr active Active
-
2021
- 2021-06-15 US US18/003,486 patent/US20230253401A1/en active Pending
- 2021-06-15 EP EP21737725.8A patent/EP4173033A1/fr active Pending
- 2021-06-15 WO PCT/FR2021/051069 patent/WO2022003265A1/fr unknown
Also Published As
Publication number | Publication date |
---|---|
FR3112025A1 (fr) | 2021-12-31 |
US20230253401A1 (en) | 2023-08-10 |
EP4173033A1 (fr) | 2023-05-03 |
WO2022003265A1 (fr) | 2022-01-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3701241B2 (ja) | センサ配列のトランジスタの状態を検出するセンサ配列および方法 | |
EP2515338A3 (fr) | Transistors à effet de champ à large bande interdite pourvus de plaques de champ connectées à la source | |
US10930774B2 (en) | Shielded gate trench MOSFETs with floating trenched gates and channel stop trenched gates in termination | |
US20180308969A1 (en) | Vertical dmos transistor | |
EP2538446A3 (fr) | Transistors à large bande interdite avec de multiples plaques de champ | |
JP2003234422A5 (fr) | ||
TW200617969A (en) | Semiconductor memory device | |
EP1982166A4 (fr) | Cellule de biocapteur et réseau de biocapteurs | |
CN110291643A (zh) | 半导体装置 | |
KR950015763A (ko) | 불휘발성 반도체기억장치 | |
EP2442357A3 (fr) | Dispositif semi-conducteur | |
FR3112025B1 (fr) | Transistor a electrodes interdigitees, comprenant un terminal de grille connecte par une pluralite de vias verticaux aux electrodes de grille | |
CN105895706A (zh) | 薄膜晶体管及显示装置 | |
JP2007526466A (ja) | バイオコンポーネントを測定するための電解効果トランジスタ | |
EP2267786A3 (fr) | Transistor à effet de champ DMOS à grille en tranchée | |
US4145701A (en) | Semiconductor device | |
CN1708861A (zh) | 浮动栅晶体管 | |
CN1195894A (zh) | 半导体器件 | |
US4775879A (en) | FET structure arrangement having low on resistance | |
CN1123933C (zh) | 半导体器件 | |
US20240085934A1 (en) | Digital low-dropout voltage regulator | |
DE102020112193A1 (de) | Halbleiterbauelement mit mehrzweigige gatekontaktstruktur | |
CN1901199A (zh) | 存储器 | |
WO2006107404A3 (fr) | Dispositifs a semi-conducteur comprenant des plaques de champ ameliorees | |
US10418465B1 (en) | Non-volatile memory structure in silicon-on-insulator (SOI) technology |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PLFP | Fee payment |
Year of fee payment: 2 |
|
PLSC | Publication of the preliminary search report |
Effective date: 20211231 |
|
PLFP | Fee payment |
Year of fee payment: 3 |
|
PLFP | Fee payment |
Year of fee payment: 4 |
|
TP | Transmission of property |
Owner name: STMICROELECTRONICS FRANCE, FR Effective date: 20230830 |
|
CD | Change of name or company name |
Owner name: STMICROELECTRONICS FRANCE, FR Effective date: 20230905 |
|
CJ | Change in legal form |
Effective date: 20230905 |