FR3038752A1 - - Google Patents

Download PDF

Info

Publication number
FR3038752A1
FR3038752A1 FR1556621A FR1556621A FR3038752A1 FR 3038752 A1 FR3038752 A1 FR 3038752A1 FR 1556621 A FR1556621 A FR 1556621A FR 1556621 A FR1556621 A FR 1556621A FR 3038752 A1 FR3038752 A1 FR 3038752A1
Authority
FR
France
Prior art keywords
address
data
circuit
write
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR1556621A
Other languages
English (en)
French (fr)
Other versions
FR3038752B1 (fr
Inventor
Eric Bernasconi
Richard O'connor
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics Rousset SAS
Original Assignee
STMicroelectronics Rousset SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics Rousset SAS filed Critical STMicroelectronics Rousset SAS
Priority to FR1556621A priority Critical patent/FR3038752B1/fr
Priority to CN201610108842.8A priority patent/CN106340319B/zh
Priority to CN201620148491.9U priority patent/CN205692570U/zh
Priority to US15/055,896 priority patent/US10248580B2/en
Publication of FR3038752A1 publication Critical patent/FR3038752A1/fr
Application granted granted Critical
Publication of FR3038752B1 publication Critical patent/FR3038752B1/fr
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/24—Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/145—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being virtual, e.g. for virtual blocks or segments before a translation mechanism
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • G06F11/1016—Error in accessing a memory location, i.e. addressing error
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1408—Protection against unauthorised use of memory or access to memory by using cryptography
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1678—Details of memory controller using bus width
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/404—Coupling between buses using bus bridges with address mapping
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0614—Improving the reliability of storage systems
    • G06F3/0619—Improving the reliability of storage systems in relation to data integrity, e.g. data losses, bit errors
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0629—Configuration or reconfiguration of storage systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4078—Safety or protection circuits, e.g. for preventing inadvertent or unauthorised reading or writing; Status cells; Test cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G11C11/4125—Cells incorporating circuit means for protecting against loss of information
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1052—Security improvement

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Hardware Design (AREA)
  • Human Computer Interaction (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Quality & Reliability (AREA)
  • Storage Device Security (AREA)
FR1556621A 2015-07-10 2015-07-10 Procede et circuit pour proteger et verifier des donnees d'adresse Expired - Fee Related FR3038752B1 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
FR1556621A FR3038752B1 (fr) 2015-07-10 2015-07-10 Procede et circuit pour proteger et verifier des donnees d'adresse
CN201610108842.8A CN106340319B (zh) 2015-07-10 2016-02-26 用于保护和验证地址数据的方法和电路
CN201620148491.9U CN205692570U (zh) 2015-07-10 2016-02-26 用于保护和验证存储器地址数据的电路和地址保护/验证电路
US15/055,896 US10248580B2 (en) 2015-07-10 2016-02-29 Method and circuit for protecting and verifying address data

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1556621A FR3038752B1 (fr) 2015-07-10 2015-07-10 Procede et circuit pour proteger et verifier des donnees d'adresse
FR1556621 2015-07-10

Publications (2)

Publication Number Publication Date
FR3038752A1 true FR3038752A1 (en:Method) 2017-01-13
FR3038752B1 FR3038752B1 (fr) 2018-07-27

Family

ID=54848669

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1556621A Expired - Fee Related FR3038752B1 (fr) 2015-07-10 2015-07-10 Procede et circuit pour proteger et verifier des donnees d'adresse

Country Status (3)

Country Link
US (1) US10248580B2 (en:Method)
CN (2) CN106340319B (en:Method)
FR (1) FR3038752B1 (en:Method)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR3038752B1 (fr) * 2015-07-10 2018-07-27 Stmicroelectronics (Rousset) Sas Procede et circuit pour proteger et verifier des donnees d'adresse
US10489241B2 (en) * 2015-12-30 2019-11-26 Arteris, Inc. Control and address redundancy in storage buffer
CN108733311B (zh) * 2017-04-17 2021-09-10 伊姆西Ip控股有限责任公司 用于管理存储系统的方法和设备
FR3077893B1 (fr) * 2018-02-14 2020-09-11 St Microelectronics Rousset Systeme de controle d'acces a une memoire
US10824560B2 (en) * 2019-02-18 2020-11-03 Nxp B.V. Using a memory safety violation indicator to detect accesses to an out-of-bounds or unallocated memory area
US11789647B2 (en) * 2019-12-20 2023-10-17 Micron Technology, Inc. Address verification for a memory device
CN113312294B (zh) * 2020-02-27 2024-06-18 瑞昱半导体股份有限公司 电子装置以及通讯方法
CN112948167B (zh) * 2021-03-31 2022-10-18 地平线征程(杭州)人工智能科技有限公司 数据通路的保护电路、方法、装置及计算机可读存储介质

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0674258A1 (en) * 1994-03-24 1995-09-27 Texas Instruments France Device for managing access conflict between a CPU and memories
EP1873649A1 (en) * 2006-06-28 2008-01-02 Hitachi, Ltd. Storage system and data protection method therefor
US20120144277A1 (en) * 2010-12-06 2012-06-07 Lee Douglas C Two Dimensional Data Randomization for a Memory

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10320913A (ja) * 1997-05-23 1998-12-04 Sony Corp データ記録装置および方法、データ再生装置および方法、データ記録再生装置および方法、並びに伝送媒体
US20060218332A1 (en) 2005-03-25 2006-09-28 Via Technologies, Inc. Interface circuit, system, and method for interfacing between buses of different widths
US7433980B1 (en) * 2005-04-21 2008-10-07 Xilinx, Inc. Memory of and circuit for rearranging the order of data in a memory having asymmetric input and output ports
FR3038752B1 (fr) * 2015-07-10 2018-07-27 Stmicroelectronics (Rousset) Sas Procede et circuit pour proteger et verifier des donnees d'adresse

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0674258A1 (en) * 1994-03-24 1995-09-27 Texas Instruments France Device for managing access conflict between a CPU and memories
EP1873649A1 (en) * 2006-06-28 2008-01-02 Hitachi, Ltd. Storage system and data protection method therefor
US20120144277A1 (en) * 2010-12-06 2012-06-07 Lee Douglas C Two Dimensional Data Randomization for a Memory

Also Published As

Publication number Publication date
US20170010980A1 (en) 2017-01-12
US10248580B2 (en) 2019-04-02
CN106340319B (zh) 2020-05-12
CN205692570U (zh) 2016-11-16
CN106340319A (zh) 2017-01-18
FR3038752B1 (fr) 2018-07-27

Similar Documents

Publication Publication Date Title
CN106340319B (zh) 用于保护和验证地址数据的方法和电路
US7350127B2 (en) Error correction method and system
JP7303408B2 (ja) 欠陥検出を備えるエラー補正ハードウェア
FR2938358A1 (fr) Interface de memoire securisee
US7137057B2 (en) Method and apparatus for performing error correction code (ECC) conversion
JP2003507985A (ja) ２ビット・エラーを検出し、構成要素の障害によるエラーを訂正するためのシステムおよび方法
US9141473B2 (en) Parallel memory error detection and correction
US20160124803A1 (en) Storage Device Data Access Method and Storage Device
US9734008B2 (en) Error vector readout from a memory device
CN101546291A (zh) 提高内存数据健壮性的存取方法和装置
FR3025041A1 (en:Method)
FR2941806A1 (fr) Procede de codage correcteur d'erreurs avec bits de parite totale et procede de detection d'erreurs multiples
US20160328290A1 (en) Error vector readout from a memory device
Saleh et al. Enhancing data security through hybrid error detection: Combining cyclic redundancy check (CRC) and checksum techniques
CN107239361A (zh) 数据处理装置及数据处理方法
CN104182292A (zh) 一种数据存储方法及装置
US10044500B2 (en) Error correction coding redundancy based data hashing
FR2992503A1 (fr) Dispositif de correction d'une erreur d'au moins n bits dans un mot de code dont la distance minimale de hamming est inferieure ou egale a 2n
FR2963128A1 (fr) Procédé de détection d'une attaque par injection de faute dans un dispositif de mémoire, et système de détection correspondant
US20150261638A1 (en) Matrix and compression-based error detection
FR3132365A1 (fr) Mémoire non volatile sécurisée
EP3792771B1 (fr) Test de programme
RU2826990C2 (ru) Резервированное запоминающее устройство с коррекцией ошибок в дублируемых каналах
FR2873468A1 (fr) Bus de donnees parallele
EP3893117B1 (fr) Circuit de vérification du contenu de registres

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 2

PLSC Publication of the preliminary search report

Effective date: 20170113

PLFP Fee payment

Year of fee payment: 3

PLFP Fee payment

Year of fee payment: 4

PLFP Fee payment

Year of fee payment: 5

ST Notification of lapse

Effective date: 20210305