FR3077893B1 - Systeme de controle d'acces a une memoire - Google Patents

Systeme de controle d'acces a une memoire Download PDF

Info

Publication number
FR3077893B1
FR3077893B1 FR1851252A FR1851252A FR3077893B1 FR 3077893 B1 FR3077893 B1 FR 3077893B1 FR 1851252 A FR1851252 A FR 1851252A FR 1851252 A FR1851252 A FR 1851252A FR 3077893 B1 FR3077893 B1 FR 3077893B1
Authority
FR
France
Prior art keywords
memory access
control system
access control
circuit
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR1851252A
Other languages
English (en)
Other versions
FR3077893A1 (fr
Inventor
Dragos Davidescu
Olivier Ferrand
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics Rousset SAS
Original Assignee
STMicroelectronics Rousset SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics Rousset SAS filed Critical STMicroelectronics Rousset SAS
Priority to FR1851252A priority Critical patent/FR3077893B1/fr
Priority to US16/274,336 priority patent/US20190251042A1/en
Priority to CN201910116850.0A priority patent/CN110162492A/zh
Publication of FR3077893A1 publication Critical patent/FR3077893A1/fr
Application granted granted Critical
Publication of FR3077893B1 publication Critical patent/FR3077893B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1458—Protection against unauthorised use of memory or access to memory by checking the subject access rights
    • G06F12/1491—Protection against unauthorised use of memory or access to memory by checking the subject access rights in a hierarchical protection system, e.g. privilege levels, memory rings
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/1425—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block
    • G06F12/1441—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block for a range
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1052—Security improvement

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Security & Cryptography (AREA)
  • Storage Device Security (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

L'invention concerne un système de contrôle d'accès à une mémoire (14) comprenant : au moins un premier circuit d'accès direct à la mémoire (20) ; et au moins un second circuit (22), chaque second circuit étant associé à un premier circuit et étant programmé pour restreindre la zone de la mémoire accessible audit premier circuit.
FR1851252A 2018-02-14 2018-02-14 Systeme de controle d'acces a une memoire Active FR3077893B1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
FR1851252A FR3077893B1 (fr) 2018-02-14 2018-02-14 Systeme de controle d'acces a une memoire
US16/274,336 US20190251042A1 (en) 2018-02-14 2019-02-13 Memory access control system
CN201910116850.0A CN110162492A (zh) 2018-02-14 2019-02-13 存储器访问控制系统

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1851252A FR3077893B1 (fr) 2018-02-14 2018-02-14 Systeme de controle d'acces a une memoire
FR1851252 2018-02-14

Publications (2)

Publication Number Publication Date
FR3077893A1 FR3077893A1 (fr) 2019-08-16
FR3077893B1 true FR3077893B1 (fr) 2020-09-11

Family

ID=62683306

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1851252A Active FR3077893B1 (fr) 2018-02-14 2018-02-14 Systeme de controle d'acces a une memoire

Country Status (3)

Country Link
US (1) US20190251042A1 (fr)
CN (1) CN110162492A (fr)
FR (1) FR3077893B1 (fr)

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080065855A1 (en) * 2006-09-13 2008-03-13 King Matthew E DMAC Address Translation Miss Handling Mechanism
US7689733B2 (en) * 2007-03-09 2010-03-30 Microsoft Corporation Method and apparatus for policy-based direct memory access control
US20110078760A1 (en) * 2008-05-13 2011-03-31 Nxp B.V. Secure direct memory access
JP4766498B2 (ja) * 2008-12-24 2011-09-07 株式会社ソニー・コンピュータエンタテインメント ユーザレベルｄｍａとメモリアクセス管理を提供する方法と装置
CN104040510B (zh) * 2011-12-21 2017-05-17 英特尔公司 具备安全的直接存储器访问的计算设备及相应方法
CN102591824B (zh) * 2011-12-27 2014-11-05 深圳国微技术有限公司 Soc芯片系统中控制保密数据搬运的dma控制器
GB2525596B (en) * 2014-04-28 2021-05-26 Arm Ip Ltd Access control and code scheduling
FR3038752B1 (fr) * 2015-07-10 2018-07-27 Stmicroelectronics (Rousset) Sas Procede et circuit pour proteger et verifier des donnees d'adresse

Also Published As

Publication number Publication date
US20190251042A1 (en) 2019-08-15
CN110162492A (zh) 2019-08-23
FR3077893A1 (fr) 2019-08-16

Similar Documents

Publication Publication Date Title
Khorana et al. Health care costs associated with venous thromboembolism in selected high-risk ambulatory patients with solid tumors undergoing chemotherapy in the United States
ATE378645T1 (de) Spezialisierung der unterstützung für eine verbandsbeziehung
DE602005014879D1 (de) Ressourcen-Zugangskontrolle für Kunden-gesteuerte und Netzwerk-gesteuerte Abfragen
FI20022079A0 (fi) Hallintaobjektien priorisointi
BRPI0413097A (pt) métodos e sistemas para determinar um significado de um documento para comparar o documento ao conteúdo
Caso et al. Outcomes and drivers of inappropriate dosing of non-vitamin K antagonist oral anticoagulants (NOACs) in patients with atrial fibrillation: a systematic review and meta-analysis
FR3077893B1 (fr) Systeme de controle d'acces a une memoire
BR0212396A (pt) Edifìcio e sistema de estacionamento
FR3090923B1 (fr) Dispositif de contrôle généralisé des transferts mémoires pour les accès concurrentiels sur un système sur une puce
GB2561793A (en) Apparatus and method for maintaining a delivered-package vault
FR2707790B1 (fr) Mémoire à double accès.
ATE550702T1 (de) System mit landmarken und mit einem selbstfahrenden gerät
Maraveyas et al. Advances in managing and preventing thromboembolic disease in cancer patients
FR3014223B1 (fr) Procede de traitement pour securiser des documents electroniques
FR3071744B1 (fr) Modules communicants auto-adaptatifs formes de briques elementaires munies d'elements de signalisation
Desborough et al. Management of direct oral anticoagulants in women of childbearing potential: guidance from the SSC of the ISTH: comment
FR3074939B1 (fr) Procede de gestion du systeme de fichiers d'un terminal informatique
FR3129499B1 (fr) Gestion dynamique d’un pare-feu de mémoire
FR3089681B1 (fr) Mémoire à lecture unique
Jabbour et al. Impact of genetic mutations and health plan access to therapies on treatment response and drug costs related to tyrosine kinase inhibitor treatment among patients with chronic myelogenous leukemia
FR3076008B1 (fr) Systeme d'authentification d'acces a formats d'entree multiples comprenant une borne d'authentification mobile et configurable, methode et logiciel associes
JP2020192255A5 (fr)
Coban et al. Efficacy and safety of warfarin experience in a stroke polyclinic in stroke patients
FR3073058B1 (fr) Procede de controle d'acces a une zone securisee d'un equipement, programme d'ordinateur, support informatique et equipement associes
Coinu et al. Optimal treatment of poor-risk renal cell carcinoma patients with mTOR inhibitors and anti-VEGFR agents

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 2

PLSC Publication of the preliminary search report

Effective date: 20190816

PLFP Fee payment

Year of fee payment: 3

PLFP Fee payment

Year of fee payment: 4

PLFP Fee payment

Year of fee payment: 5

PLFP Fee payment

Year of fee payment: 6

PLFP Fee payment

Year of fee payment: 7