FR2871920B1 - FAST MEMORY CIRCUIT COMPRISING A DOUBLE ACCESS MEMORY AND METHOD FOR ACTIVATION OF A DOUBLE ACCESS MEMORY - Google Patents

FAST MEMORY CIRCUIT COMPRISING A DOUBLE ACCESS MEMORY AND METHOD FOR ACTIVATION OF A DOUBLE ACCESS MEMORY

Info

Publication number
FR2871920B1
FR2871920B1 FR0451190A FR0451190A FR2871920B1 FR 2871920 B1 FR2871920 B1 FR 2871920B1 FR 0451190 A FR0451190 A FR 0451190A FR 0451190 A FR0451190 A FR 0451190A FR 2871920 B1 FR2871920 B1 FR 2871920B1
Authority
FR
France
Prior art keywords
access memory
double access
activation
memory
fast
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR0451190A
Other languages
French (fr)
Other versions
FR2871920A1 (en
Inventor
Jean Pierre Schoellkopf
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SA
Original Assignee
STMicroelectronics SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SA filed Critical STMicroelectronics SA
Priority to FR0451190A priority Critical patent/FR2871920B1/en
Priority to US11/157,133 priority patent/US7307891B2/en
Publication of FR2871920A1 publication Critical patent/FR2871920A1/en
Application granted granted Critical
Publication of FR2871920B1 publication Critical patent/FR2871920B1/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
FR0451190A 2004-06-18 2004-06-18 FAST MEMORY CIRCUIT COMPRISING A DOUBLE ACCESS MEMORY AND METHOD FOR ACTIVATION OF A DOUBLE ACCESS MEMORY Expired - Fee Related FR2871920B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
FR0451190A FR2871920B1 (en) 2004-06-18 2004-06-18 FAST MEMORY CIRCUIT COMPRISING A DOUBLE ACCESS MEMORY AND METHOD FOR ACTIVATION OF A DOUBLE ACCESS MEMORY
US11/157,133 US7307891B2 (en) 2004-06-18 2005-06-20 Fast memory circuits and methods

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0451190A FR2871920B1 (en) 2004-06-18 2004-06-18 FAST MEMORY CIRCUIT COMPRISING A DOUBLE ACCESS MEMORY AND METHOD FOR ACTIVATION OF A DOUBLE ACCESS MEMORY

Publications (2)

Publication Number Publication Date
FR2871920A1 FR2871920A1 (en) 2005-12-23
FR2871920B1 true FR2871920B1 (en) 2007-01-05

Family

ID=34946058

Family Applications (1)

Application Number Title Priority Date Filing Date
FR0451190A Expired - Fee Related FR2871920B1 (en) 2004-06-18 2004-06-18 FAST MEMORY CIRCUIT COMPRISING A DOUBLE ACCESS MEMORY AND METHOD FOR ACTIVATION OF A DOUBLE ACCESS MEMORY

Country Status (2)

Country Link
US (1) US7307891B2 (en)
FR (1) FR2871920B1 (en)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6078527A (en) * 1997-07-29 2000-06-20 Motorola, Inc. Pipelined dual port integrated circuit memory
US7024518B2 (en) * 1998-02-13 2006-04-04 Intel Corporation Dual-port buffer-to-memory interface
JP3226886B2 (en) * 1999-01-29 2001-11-05 エヌイーシーマイクロシステム株式会社 Semiconductor memory device and control method thereof
US6816955B1 (en) * 2000-09-29 2004-11-09 Cypress Semiconductor Corp. Logic for providing arbitration for synchronous dual-port memory
US6751151B2 (en) * 2001-04-05 2004-06-15 International Business Machines Corporation Ultra high-speed DDP-SRAM cache
KR100416622B1 (en) * 2002-04-27 2004-02-05 삼성전자주식회사 Method for controlling column decoder enable timing and apparatus using the same at synchronous semiconductor memory device

Also Published As

Publication number Publication date
US20050281091A1 (en) 2005-12-22
FR2871920A1 (en) 2005-12-23
US7307891B2 (en) 2007-12-11

Similar Documents

Publication Publication Date Title
DE60311238D1 (en) Transistor-free random access memory
FR2879800B1 (en) INTEGRATED MEMORY DEVICE AND METHOD
GB2394338B (en) Method for defining the initial state of static random access memory
DE60210416D1 (en) memory card
FR2860312B1 (en) MEMORIZATION SYSTEM AND MEMORY CONTROLLER
DE60039465D1 (en) Direct memory access controller
DE602007002416D1 (en) Semiconductor memory and data access method
GB2433333B (en) Distributed direct memory access provision within a data processing system
EP1511542A4 (en) Computer learning memory game and system
DE60306087D1 (en) Magnetic Random Access Memory and Data Readout Method
EP1657925B1 (en) Circuit for restricting data access
FR2867851B1 (en) METHOD OF MAPPING, ON A CARD, DIFFICULT POINTS OF ACCESS
DE60221313D1 (en) Random access memory
FR2834583B1 (en) NON-VOLATILE MEMORY DEVICE AND METHOD OF MANUFACTURE
DE60334276D1 (en) Programmable memory transistor
FI20031628A0 (en) Computer-aided, computer-based unit and method for controlling access to memory between computer-units
FR2820874B1 (en) METHOD FOR THE RANDOM AND QUICK ACCESS MANAGEMENT OF A DRAM MEMORY
NL1024947A1 (en) Electronic matrix and method for manufacturing thereof.
FR2901035B1 (en) METHOD AND DEVICE FOR MANAGING A TABLE OF CORRESPONDENCE OF ACCESS TO A MEMORY
FR2871920B1 (en) FAST MEMORY CIRCUIT COMPRISING A DOUBLE ACCESS MEMORY AND METHOD FOR ACTIVATION OF A DOUBLE ACCESS MEMORY
DE60316425D1 (en) NF-kappaB INHIBITORS
TWI369684B (en) Low-power compiler-programmable memory with fast access timing and method and circuit design tool for the same
FI20021093A0 (en) Data transfer method and arrangement
FR2799045B1 (en) INTEGRATED CIRCUIT MEMORY WITH SERIAL ACCESS
FR2844901B1 (en) ACCESS CONTROL METHOD AND DEVICE.

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20150227