FR2854511A1 - Dispositif et procede pour produire une suite de nombres - Google Patents

Dispositif et procede pour produire une suite de nombres

Info

Publication number
FR2854511A1
FR2854511A1 FR0404631A FR0404631A FR2854511A1 FR 2854511 A1 FR2854511 A1 FR 2854511A1 FR 0404631 A FR0404631 A FR 0404631A FR 0404631 A FR0404631 A FR 0404631A FR 2854511 A1 FR2854511 A1 FR 2854511A1
Authority
FR
France
Prior art keywords
memory units
control
number sequence
pseudo
random number
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR0404631A
Other languages
English (en)
Other versions
FR2854511B1 (fr
Inventor
Gerd Dirscherl
Rainer Goettfert
Bernd Meyer
Jean Pierre Seifert
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Publication of FR2854511A1 publication Critical patent/FR2854511A1/fr
Application granted granted Critical
Publication of FR2854511B1 publication Critical patent/FR2854511B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/84—Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators

Landscapes

  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Programmable Controllers (AREA)

Abstract

Un dispositif pour produire une suite de nombres comprend un organe (1) de couplage amont doté de plusieurs organes (2, 3, 4, 5) de mémoire, un organe (8, 14) de rétro-couplage et un organe (13) de commande contenu dans l'organe (1) de couplage amont et pourvu d'une entrée (13a) de commande qui peut être couplée à l'organe (8) de rétro-couplage, ainsi qu'une ou plusieurs sorties (7, 15) pour éditer une ou plusieurs suites de nombres. En manipulant l'allure du signal dans l'organe de couplage amont au moyen de l'organe de commande, on obtient une suite de nombres qui possède une périodicité élevée et une grande complexité linéaire.
FR0404631A 2003-04-30 2004-04-30 Dispositif et procede pour produire une suite de nombres Expired - Fee Related FR2854511B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE2003119508 DE10319508B4 (de) 2003-04-30 2003-04-30 Vorrichtung und Verfahren zum Erzeugen einer Folge von Zahlen

Publications (2)

Publication Number Publication Date
FR2854511A1 true FR2854511A1 (fr) 2004-11-05
FR2854511B1 FR2854511B1 (fr) 2007-02-09

Family

ID=33154486

Family Applications (1)

Application Number Title Priority Date Filing Date
FR0404631A Expired - Fee Related FR2854511B1 (fr) 2003-04-30 2004-04-30 Dispositif et procede pour produire une suite de nombres

Country Status (2)

Country Link
DE (1) DE10319508B4 (fr)
FR (1) FR2854511B1 (fr)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4974184A (en) * 1988-05-05 1990-11-27 Honeywell Inc. Maximum length pseudo-random test pattern generator via feedback network modification
EP1078457B1 (fr) * 1998-05-11 2002-03-20 Telefonaktiebolaget L M Ericsson (Publ) Generateur de sequence

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3551333B2 (ja) * 1995-05-24 2004-08-04 ソニー株式会社 疑似雑音符号発生回路

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4974184A (en) * 1988-05-05 1990-11-27 Honeywell Inc. Maximum length pseudo-random test pattern generator via feedback network modification
EP1078457B1 (fr) * 1998-05-11 2002-03-20 Telefonaktiebolaget L M Ericsson (Publ) Generateur de sequence

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
"DEBRUIJN SEQUENCES FROM THE ALTERNATIVE LFSR", IBM TECHNICAL DISCLOSURE BULLETIN, IBM CORP. NEW YORK, US, vol. 33, no. 10A, 1 March 1991 (1991-03-01), pages 415 - 416, XP000110105, ISSN: 0018-8689 *
HELLEBRAND S ET AL: "MIXED-MODE BIST USING EMBEDDED PROCESSORS", PROCEEDINGS OF THE INTERNATIONAL TEST CONFERENCE. WASHINGTON, OCT. 20, 20 October 1996 (1996-10-20), pages 195 - 204, XP000799910, ISBN: 0-7803-3541-4 *
MITA R ET AL: "A novel pseudo random bit generator for cryptography applications", ELECTRONICS, CIRCUITS AND SYSTEMS, 2002. 9TH INTERNATIONAL CONFERENCE ON SEP. 15-18, 2002, PISCATAWAY, NJ, USA,IEEE, vol. 2, 15 September 2002 (2002-09-15), pages 489 - 492, XP010614393, ISBN: 0-7803-7596-3 *
WANG L-T ET AL INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS: "A HYBRID DESIGN OF MAXIMUM-LENGTH SEQUENCE GENERATORS", PROCEEDINGS OF THE ANNUAL EXPERT SYSTEMS IN GOVERNMENT CONFERENCE. WASHINGTON, 19 - 23 OCTOBER, 1987, WASHINGTON, IEEE COMP. SOC. PRESS, US, vol. CONF. 3, 8 September 1986 (1986-09-08), pages 38 - 47, XP000746762 *

Also Published As

Publication number Publication date
DE10319508B4 (de) 2006-10-19
FR2854511B1 (fr) 2007-02-09
DE10319508A1 (de) 2004-12-02

Similar Documents

Publication Publication Date Title
FI20021984A0 (fi) Menetelmä ja järjestelmä laskuoperaatioiden suorittamiseksi ja laite
HK1070701A1 (en) Network data storage related operations
GB2354615A (en) Computer processor with a replay system
KR970051293A (ko) 디램(dram) 시스템, 디램(dram) 시스템의 동작방법
DE59610302D1 (de) Verschlüsselungsvorrichtung
BRPI0412227A (pt) interface para dispositivos de operação de lámpadas, apresentando baixas perdas de prontidão
HK1083288A1 (en) Method and apparatus of communications in a broadcast communications system
TW200704563A (en) Signal generating apparatus for a bicycle control device
WO2004081587A3 (fr) Dispositif et procede d'essai de systemes electroniques
DE602008002998D1 (en) Bit-generator
DE502004006097D1 (de) Verfahren und Einrichtung zur Konfiguration eines Steuerungssystems
WO2004114097A3 (fr) Appareil et procede pour dispositif d'authentification multifonctionnel
DE60122139D1 (de) Videosignalverarbeitung
WO2003025737A1 (fr) Appareil d'exploitation et systeme d'exploitation
WO2002033572A3 (fr) Procede et appareil de passage d'information entre applications dans un systeme informatique
FR2854511A1 (fr) Dispositif et procede pour produire une suite de nombres
EP1300759A3 (fr) Dispositif pour la reproduction de donees multimedia
TW200516473A (en) Detachable interface I/O card device
DE10342909A1 (de) Simulator für wenigstens ein Steuergerät-Software-Modul
WO2003071431A3 (fr) Procede et dispositif de combinaison de donnees sur des chemins de donnees paralleles
TW200609698A (en) Industrial control circuit
DE102004017661A1 (de) Verfahren und Vorrichtung zur Bedatung elektronischer Steuergeräte
BG106436A (en) Multiple module encryption method
WO2005006194A3 (fr) Controleur de memoire efficace
UA9525A (uk) Пристрій для зв'язку двох еом

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 13

PLFP Fee payment

Year of fee payment: 14

PLFP Fee payment

Year of fee payment: 15

PLFP Fee payment

Year of fee payment: 16

PLFP Fee payment

Year of fee payment: 17

PLFP Fee payment

Year of fee payment: 18

PLFP Fee payment

Year of fee payment: 19

ST Notification of lapse

Effective date: 20231205