FR2805368B1 - Systeme et procede utilisant l'acces speculatif a l'antememoire pour des performances ameliorees - Google Patents

Systeme et procede utilisant l'acces speculatif a l'antememoire pour des performances ameliorees

Info

Publication number
FR2805368B1
FR2805368B1 FR0012522A FR0012522A FR2805368B1 FR 2805368 B1 FR2805368 B1 FR 2805368B1 FR 0012522 A FR0012522 A FR 0012522A FR 0012522 A FR0012522 A FR 0012522A FR 2805368 B1 FR2805368 B1 FR 2805368B1
Authority
FR
France
Prior art keywords
specemative
antememoire
acceleration
improved performance
method utilizing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR0012522A
Other languages
English (en)
Other versions
FR2805368A1 (fr
Inventor
Reid James Riedlinger
Dean A Mulla
Tom Grutkowski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HP Inc
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Publication of FR2805368A1 publication Critical patent/FR2805368A1/fr
Application granted granted Critical
Publication of FR2805368B1 publication Critical patent/FR2805368B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
FR0012522A 2000-02-18 2000-10-02 Systeme et procede utilisant l'acces speculatif a l'antememoire pour des performances ameliorees Expired - Fee Related FR2805368B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/507,546 US6647464B2 (en) 2000-02-18 2000-02-18 System and method utilizing speculative cache access for improved performance

Publications (2)

Publication Number Publication Date
FR2805368A1 FR2805368A1 (fr) 2001-08-24
FR2805368B1 true FR2805368B1 (fr) 2006-09-22

Family

ID=24019062

Family Applications (1)

Application Number Title Priority Date Filing Date
FR0012522A Expired - Fee Related FR2805368B1 (fr) 2000-02-18 2000-10-02 Systeme et procede utilisant l'acces speculatif a l'antememoire pour des performances ameliorees

Country Status (2)

Country Link
US (1) US6647464B2 (fr)
FR (1) FR2805368B1 (fr)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8185602B2 (en) 2002-11-05 2012-05-22 Newisys, Inc. Transaction processing using multiple protocol engines in systems having multiple multi-processor clusters
US20050193172A1 (en) * 2004-02-26 2005-09-01 Anoop Mukker Method and apparatus for splitting a cache operation into multiple phases and multiple clock domains
US7944876B2 (en) * 2004-06-02 2011-05-17 Integrated Device Technology, Inc Time slot interchange switch with bit error rate testing
US20050270870A1 (en) * 2004-06-02 2005-12-08 Sangho Shin Time slot interchange switch with cache
US7430145B2 (en) * 2005-09-16 2008-09-30 Hewlett-Packard Development Company, L.P. System and method for avoiding attempts to access a defective portion of memory
US8127082B2 (en) * 2006-02-01 2012-02-28 International Business Machines Corporation Method and apparatus for allowing uninterrupted address translations while performing address translation cache invalidates and other cache operations
US7702858B2 (en) * 2007-06-05 2010-04-20 Apple Inc. Latency reduction for cache coherent bus-based cache
US20090049249A1 (en) * 2007-08-16 2009-02-19 International Business Machines Corporation Transparent cache system and method
US8713277B2 (en) 2010-06-01 2014-04-29 Apple Inc. Critical word forwarding with adaptive prediction
US8683129B2 (en) * 2010-10-21 2014-03-25 Oracle International Corporation Using speculative cache requests to reduce cache miss delays
US9384131B2 (en) * 2013-03-15 2016-07-05 International Business Machines Corporation Systems and methods for accessing cache memory
US10579522B2 (en) * 2016-09-13 2020-03-03 Andes Technology Corporation Method and device for accessing a cache memory
US10366774B2 (en) * 2016-09-27 2019-07-30 Spin Memory, Inc. Device with dynamic redundancy registers
US10546625B2 (en) 2016-09-27 2020-01-28 Spin Memory, Inc. Method of optimizing write voltage based on error buffer occupancy

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4899275A (en) * 1985-02-22 1990-02-06 Intergraph Corporation Cache-MMU system
GB8823077D0 (en) * 1988-09-30 1988-11-09 Int Computers Ltd Data processing apparatus
JPH077356B2 (ja) * 1989-05-19 1995-01-30 株式会社東芝 パイプライン方式のマイクロプロセッサ
US5513143A (en) * 1992-07-31 1996-04-30 Sgs-Thomson Microelectronics, Inc. Data cache memory internal circuitry for reducing wait states
US5493660A (en) * 1992-10-06 1996-02-20 Hewlett-Packard Company Software assisted hardware TLB miss handler
US5737569A (en) * 1993-06-30 1998-04-07 Intel Corporation Multiport high speed memory having contention arbitration capability without standby delay
US5835934A (en) 1993-10-12 1998-11-10 Texas Instruments Incorporated Method and apparatus of low power cache operation with a tag hit enablement
US5826052A (en) * 1994-04-29 1998-10-20 Advanced Micro Devices, Inc. Method and apparatus for concurrent access to multiple physical caches
US6021471A (en) 1994-11-15 2000-02-01 Advanced Micro Devices, Inc. Multiple level cache control system with address and data pipelines
US5745729A (en) 1995-02-16 1998-04-28 Sun Microsystems, Inc. Methods and apparatuses for servicing load instructions
US5918245A (en) * 1996-03-13 1999-06-29 Sun Microsystems, Inc. Microprocessor having a cache memory system using multi-level cache set prediction
US5956752A (en) * 1996-12-16 1999-09-21 Intel Corporation Method and apparatus for accessing a cache using index prediction
US6065101A (en) * 1997-06-12 2000-05-16 International Business Machines Corporation Pipelined snooping of multiple L1 cache lines
US6226713B1 (en) 1998-01-21 2001-05-01 Sun Microsystems, Inc. Apparatus and method for queueing structures in a multi-level non-blocking cache subsystem
US6237064B1 (en) * 1998-02-23 2001-05-22 Intel Corporation Cache memory with reduced latency
US6138208A (en) * 1998-04-13 2000-10-24 International Business Machines Corporation Multiple level cache memory with overlapped L1 and L2 memory access
US6272597B1 (en) 1998-12-31 2001-08-07 Intel Corporation Dual-ported, pipelined, two level cache system
US6272601B1 (en) 1999-05-20 2001-08-07 International Business Machines Corporation Critical word forwarding in a multiprocessor system
US6427188B1 (en) * 2000-02-09 2002-07-30 Hewlett-Packard Company Method and system for early tag accesses for lower-level caches in parallel with first-level cache
US6507892B1 (en) * 2000-02-21 2003-01-14 Hewlett-Packard Company L1 cache memory

Also Published As

Publication number Publication date
FR2805368A1 (fr) 2001-08-24
US6647464B2 (en) 2003-11-11
US20020169929A1 (en) 2002-11-14

Similar Documents

Publication Publication Date Title
FR2804930B1 (fr) Systeme de suspension pour un vehicule, cycle utilisant un tel systeme et procede d'utilisation d'un tel cycle
FR2805368B1 (fr) Systeme et procede utilisant l'acces speculatif a l'antememoire pour des performances ameliorees
FR2817306B1 (fr) Systeme d'entrainement
DE60118488D1 (de) Abstandsbezogenes fahrgeschwindigkeitsregelsystem
FR2813257B1 (fr) Systeme passif d'entree haute frequence-haute frequence pour des vehicules
FI990323A0 (fi) Menetelmä tiedon turvaamiseksi
HK1049371A1 (zh) 全球定位系統(gps)的基礎設施及提供支援資料的方法
EE200100284A (et) Reaktsioon-kristallisatsioonimeetod osakeste suuruse parandamiseks
AU2002216654A1 (en) System and method for routing database requests to a database and a cache
ATE436065T1 (de) Interaktives wettsystem zum wetten nach kriterien
FR2852310B1 (fr) Procede et systeme de purification d'eau, ainsi que module pour un tel systeme
ID29139A (id) Metode granulasi basah untuk menghasilkan granul-granul
FR2809260B1 (fr) Procede d'approvisionnement d'un compte prepaye
ITGE20010079A0 (it) Dispositivo per l'agugliatura di un'0vatta
FR2834163B1 (fr) Procede de controle d'acces a un contenu et systeme pour le controle d'acces a un contenu
NO20011028D0 (no) Krafttransmisjonssystem for snøryddemaskin
FR2833129B1 (fr) Procede de visualisation d'images geolocalisees liees a un contexte
FR2813179B3 (fr) Barbecue a systeme d'allumage
FR2811710B1 (fr) Procede de fonctionnement d'un moteur diesel
FR2792666B1 (fr) Systeme et procede d'evacuation a depression pour eaux usees, et boite tampon utilisee
FR2813975B1 (fr) Procede d'exploitation d'un dispositif d'affichage multifonctionnel
NO20025563D0 (no) Stöpevalse for et totrinns stöpevalseanlegg
FR2819100B1 (fr) Procede d'empilage de circuits integres
FR2822561B1 (fr) Procede d'emulation d'un microprocesseur enfoui
FR2827462B1 (fr) Procede et systeme d'acces interactif a des manifestations, en situation de mobilite

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20090630