FR2769754B1 - METHOD FOR MANUFACTURING INTEGRATED CIRCUIT DEVICES COMPRISING BOTH A MEMORY AND LOGIC CIRCUITS - Google Patents

METHOD FOR MANUFACTURING INTEGRATED CIRCUIT DEVICES COMPRISING BOTH A MEMORY AND LOGIC CIRCUITS

Info

Publication number
FR2769754B1
FR2769754B1 FR9712890A FR9712890A FR2769754B1 FR 2769754 B1 FR2769754 B1 FR 2769754B1 FR 9712890 A FR9712890 A FR 9712890A FR 9712890 A FR9712890 A FR 9712890A FR 2769754 B1 FR2769754 B1 FR 2769754B1
Authority
FR
France
Prior art keywords
memory
integrated circuit
logic circuits
circuit devices
manufacturing integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
FR9712890A
Other languages
French (fr)
Other versions
FR2769754A1 (en
Inventor
Shih Wei Sun
Tri Rung Yew
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Microelectronics Corp
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to FR9712890A priority Critical patent/FR2769754B1/en
Priority to DE19745856A priority patent/DE19745856A1/en
Publication of FR2769754A1 publication Critical patent/FR2769754A1/en
Application granted granted Critical
Publication of FR2769754B1 publication Critical patent/FR2769754B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
FR9712890A 1997-10-15 1997-10-15 METHOD FOR MANUFACTURING INTEGRATED CIRCUIT DEVICES COMPRISING BOTH A MEMORY AND LOGIC CIRCUITS Expired - Lifetime FR2769754B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
FR9712890A FR2769754B1 (en) 1997-10-15 1997-10-15 METHOD FOR MANUFACTURING INTEGRATED CIRCUIT DEVICES COMPRISING BOTH A MEMORY AND LOGIC CIRCUITS
DE19745856A DE19745856A1 (en) 1997-10-15 1997-10-16 IC component

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9712890A FR2769754B1 (en) 1997-10-15 1997-10-15 METHOD FOR MANUFACTURING INTEGRATED CIRCUIT DEVICES COMPRISING BOTH A MEMORY AND LOGIC CIRCUITS
DE19745856A DE19745856A1 (en) 1997-10-15 1997-10-16 IC component

Publications (2)

Publication Number Publication Date
FR2769754A1 FR2769754A1 (en) 1999-04-16
FR2769754B1 true FR2769754B1 (en) 2002-11-15

Family

ID=26040896

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9712890A Expired - Lifetime FR2769754B1 (en) 1997-10-15 1997-10-15 METHOD FOR MANUFACTURING INTEGRATED CIRCUIT DEVICES COMPRISING BOTH A MEMORY AND LOGIC CIRCUITS

Country Status (2)

Country Link
DE (1) DE19745856A1 (en)
FR (1) FR2769754B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001009946A1 (en) * 1999-07-29 2001-02-08 Infineon Technologies Ag Method for producing integrated semiconductor components

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5237187A (en) * 1990-11-30 1993-08-17 Hitachi, Ltd. Semiconductor memory circuit device and method for fabricating same
JP2786071B2 (en) * 1993-02-17 1998-08-13 日本電気株式会社 Method for manufacturing semiconductor device
JP2752892B2 (en) * 1993-09-20 1998-05-18 日本電気株式会社 Semiconductor integrated circuit device and method of manufacturing the same
JPH08321591A (en) * 1995-05-26 1996-12-03 Sony Corp Semiconductor device and fabrication thereof

Also Published As

Publication number Publication date
DE19745856A1 (en) 1999-04-22
FR2769754A1 (en) 1999-04-16

Similar Documents

Publication Publication Date Title
DE69807718D1 (en) MANUFACTURING PROCESS FOR INTEGRATED CIRCUITS WITH REDUCED DIMENSION
DE69812651D1 (en) MULTIPLE-USE MODULES FOR COMPLEX INTEGRATED SEMICONDUCTOR CIRCUITS
KR970004021A (en) Semiconductor Memory and Semiconductor Integrated Circuits
DE69406074D1 (en) Integrated semiconductor memory circuit
FR2778475B1 (en) NON-CONTACT TYPE MEMORY CARD, AND METHOD FOR MANUFACTURING SUCH A CARD
DE69527484T2 (en) MANUFACTURING METHOD FOR A LINE STRUCTURE FOR INTEGRATED CIRCUITS
EP0684572A3 (en) Designing semiconductor integrated circuits.
DE69525808T2 (en) Semiconductor device with memory chip and memory peripheral circuit chip and manufacturing method
FR2642900B1 (en) METHOD FOR MANUFACTURING INTEGRATED CIRCUITS WITH EPROM MEMORY TRANSISTORS AND LOGIC TRANSISTORS
DE69226098D1 (en) Local contact connections for integrated circuits
SG79292A1 (en) Semiconductor integrated circuit and its manufacturing method
DE69810050D1 (en) Semiconductor memory arrangement with shift redundancy circuits
DE69930586D1 (en) Integrated semiconductor memory circuit
DE69305986D1 (en) Circuit structure for memory matrix and corresponding manufacturing processes
FR2749687B1 (en) MEMORY CARD AND METHOD FOR MANUFACTURING SUCH A CARD
DE69935690D1 (en) Integrated semiconductor circuit memory and bus control method
FR2781298B1 (en) METHOD FOR MANUFACTURING AN ELECTRONIC CHIP CARD AND ELECTRONIC CHIP CARD
DE69412234T2 (en) Redundancy circuit for a semiconductor memory device
DE69532050D1 (en) A printed circuit board with integrated circuits on both sides
FR2769754B1 (en) METHOD FOR MANUFACTURING INTEGRATED CIRCUIT DEVICES COMPRISING BOTH A MEMORY AND LOGIC CIRCUITS
IT1301880B1 (en) ELECTRONIC MEMORY CIRCUIT AND CORRESPONDING MANUFACTURING METHOD
FR2779255B1 (en) METHOD FOR MANUFACTURING A PORTABLE ELECTRONIC DEVICE COMPRISING AT LEAST ONE INTEGRATED CIRCUIT CHIP
FR2766654B1 (en) METHOD FOR MANUFACTURING A CIRCUIT BOARD
FR2758653B1 (en) SEMICONDUCTOR DEAD MEMORY AND MANUFACTURING METHOD
FR2786609B1 (en) INTEGRATED CIRCUIT WITH REDUCED INTERLINE CAPACITY AND ASSOCIATED MANUFACTURING METHOD

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 19

PLFP Fee payment

Year of fee payment: 20