FR2745929B1 - INTEGRATED CIRCUIT CARD HAVING A DESOLIDARIZED ZONE AND METHOD FOR DESOLIDARIZING A ZONE OF AN INTEGRATED CIRCUIT CARD - Google Patents

INTEGRATED CIRCUIT CARD HAVING A DESOLIDARIZED ZONE AND METHOD FOR DESOLIDARIZING A ZONE OF AN INTEGRATED CIRCUIT CARD

Info

Publication number
FR2745929B1
FR2745929B1 FR9603039A FR9603039A FR2745929B1 FR 2745929 B1 FR2745929 B1 FR 2745929B1 FR 9603039 A FR9603039 A FR 9603039A FR 9603039 A FR9603039 A FR 9603039A FR 2745929 B1 FR2745929 B1 FR 2745929B1
Authority
FR
France
Prior art keywords
zone
integrated circuit
circuit card
desolidarizing
desolidarized
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR9603039A
Other languages
French (fr)
Other versions
FR2745929A1 (en
Inventor
Benoit Thevenot
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Solaic SA
Original Assignee
Solaic SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Solaic SA filed Critical Solaic SA
Priority to FR9603039A priority Critical patent/FR2745929B1/en
Publication of FR2745929A1 publication Critical patent/FR2745929A1/en
Application granted granted Critical
Publication of FR2745929B1 publication Critical patent/FR2745929B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0271—Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07745—Mounting details of integrated circuit chips
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/183—Components mounted in and supported by recessed areas of the printed circuit board
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09009—Substrate related
    • H05K2201/09036—Recesses or grooves in insulating substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10689—Leaded Integrated Circuit [IC] package, e.g. dual-in-line [DIL]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
    • H05K2203/0779—Treatments involving liquids, e.g. plating, rinsing characterised by the specific liquids involved
    • H05K2203/0783—Using solvent, e.g. for cleaning; Regulating solvent content of pastes or coatings for adjusting the viscosity

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Credit Cards Or The Like (AREA)
FR9603039A 1996-03-11 1996-03-11 INTEGRATED CIRCUIT CARD HAVING A DESOLIDARIZED ZONE AND METHOD FOR DESOLIDARIZING A ZONE OF AN INTEGRATED CIRCUIT CARD Expired - Fee Related FR2745929B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR9603039A FR2745929B1 (en) 1996-03-11 1996-03-11 INTEGRATED CIRCUIT CARD HAVING A DESOLIDARIZED ZONE AND METHOD FOR DESOLIDARIZING A ZONE OF AN INTEGRATED CIRCUIT CARD

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR9603039A FR2745929B1 (en) 1996-03-11 1996-03-11 INTEGRATED CIRCUIT CARD HAVING A DESOLIDARIZED ZONE AND METHOD FOR DESOLIDARIZING A ZONE OF AN INTEGRATED CIRCUIT CARD

Publications (2)

Publication Number Publication Date
FR2745929A1 FR2745929A1 (en) 1997-09-12
FR2745929B1 true FR2745929B1 (en) 1998-04-10

Family

ID=9490060

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9603039A Expired - Fee Related FR2745929B1 (en) 1996-03-11 1996-03-11 INTEGRATED CIRCUIT CARD HAVING A DESOLIDARIZED ZONE AND METHOD FOR DESOLIDARIZING A ZONE OF AN INTEGRATED CIRCUIT CARD

Country Status (1)

Country Link
FR (1) FR2745929B1 (en)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58210646A (en) * 1982-06-02 1983-12-07 Kyodo Printing Co Ltd Ic chip mold product
JPS63268696A (en) * 1987-04-27 1988-11-07 三菱電機株式会社 Ic card
FR2624999B1 (en) * 1987-12-22 1990-04-06 Sgs Thomson Microelectronics METHOD FOR MANUFACTURING CHIP CARDS
FR2625350B1 (en) * 1987-12-29 1991-05-24 Bull Cp8 ELECTRONIC MICROCIRCUIT CARD AND MANUFACTURING METHOD THEREOF
US4921160A (en) * 1988-02-29 1990-05-01 American Telephone And Telegraph Company Personal data card and method of constructing the same

Also Published As

Publication number Publication date
FR2745929A1 (en) 1997-09-12

Similar Documents

Publication Publication Date Title
FR2745924B1 (en) IMPROVED INTEGRATED CIRCUIT AND METHOD FOR USING SUCH AN INTEGRATED CIRCUIT
FR2731869B1 (en) CIRCUIT BOARD AND METHOD FOR MANUFACTURING THIS CIRCUIT BOARD
ZA962767B (en) Electronic competitive system and method for the application thereof
DE69528246D1 (en) Electronic identification system
DE69622213D1 (en) Electronic identification system
KR960016111A (en) Circuit and method for visual signal generation
GB9718193D0 (en) Exponentiation Circuit Utilizing Shift Means and Method of Using Same
FR2764065B1 (en) PROCESS AND DEVICE FOR THE CHARACTERIZATION OF OIL WELL EFFLUENTS
BR9704099A (en) Disassembly method of electronic device and disassembly device
FR2760303B1 (en) SERVICE DETECTION CIRCUIT AND METHOD
DE69626166D1 (en) Oscillator circuit and method
FR2728369B1 (en) METHOD AND DEVICE FOR INCREASING THE SECURITY OF AN INTEGRATED CIRCUIT
FR2745099B1 (en) METHOD FOR SEQUENCING AN INTEGRATED CIRCUIT
DE69423813D1 (en) Rising edge blanking circuit and rising edge blanking method
DE69518687D1 (en) Supply-differentiating and supply-adapting electronic system
KR970703146A (en) METHOD AND REAGENTS FOR THE TREATMENT OF RHEUMATOID ARTHRITIS
BR9509912A (en) Condenser and feeding method
FR2725563B1 (en) TERMINAL INSERTION DEVICE AND METHOD FOR INSERTING THE SAME
BR9603810A (en) Electronic card
EG21356A (en) Integrated circuit chip card and the method and system for the manufacture of same
FR2745929B1 (en) INTEGRATED CIRCUIT CARD HAVING A DESOLIDARIZED ZONE AND METHOD FOR DESOLIDARIZING A ZONE OF AN INTEGRATED CIRCUIT CARD
DE69507513D1 (en) METALIZATION METHOD OF PHOSPHORUS SCREENS
DE69528757D1 (en) CHIP CARD CONTROL CIRCUIT AND SYSTEM
EP0738871A3 (en) Circuit and method for dealing with false zero crossings on low intensity signals
DE69534914D1 (en) Voltage level shifting method and corresponding circuit

Legal Events

Date Code Title Description
ST Notification of lapse