FR2720855B1 - Method of manufacturing semiconductor devices with aluminum wiring by exposing the substrate to a reactive solution. - Google Patents

Method of manufacturing semiconductor devices with aluminum wiring by exposing the substrate to a reactive solution.

Info

Publication number
FR2720855B1
FR2720855B1 FR9506357A FR9506357A FR2720855B1 FR 2720855 B1 FR2720855 B1 FR 2720855B1 FR 9506357 A FR9506357 A FR 9506357A FR 9506357 A FR9506357 A FR 9506357A FR 2720855 B1 FR2720855 B1 FR 2720855B1
Authority
FR
France
Prior art keywords
exposing
substrate
semiconductor devices
manufacturing semiconductor
aluminum wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR9506357A
Other languages
French (fr)
Other versions
FR2720855A1 (en
Inventor
Yasushige Abe
Fumihiko Akaboshi
Katsunori Shimizu
Tetsuo Kondo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP5336321A external-priority patent/JPH07201854A/en
Priority claimed from JP6029666A external-priority patent/JPH07240412A/en
Priority claimed from JP6048848A external-priority patent/JPH07263414A/en
Priority claimed from FR9415773A external-priority patent/FR2714527A1/en
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of FR2720855A1 publication Critical patent/FR2720855A1/en
Application granted granted Critical
Publication of FR2720855B1 publication Critical patent/FR2720855B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23F—NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
    • C23F4/00—Processes for removing metallic material from surfaces, not provided for in group C23F1/00 or C23F3/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041—Cleaning
    • H01L21/02057—Cleaning during device manufacture
    • H01L21/02068—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
    • H01L21/02071—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers the processing being a delineation, e.g. RIE, of conductive layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Plasma & Fusion (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
FR9506357A 1993-12-28 1995-05-30 Method of manufacturing semiconductor devices with aluminum wiring by exposing the substrate to a reactive solution. Expired - Fee Related FR2720855B1 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP5336321A JPH07201854A (en) 1993-12-28 1993-12-28 Semiconductor device and manufacture thereof
JP6029666A JPH07240412A (en) 1994-02-28 1994-02-28 Manufacture of semiconductor device
JP6048848A JPH07263414A (en) 1994-03-18 1994-03-18 Method of manufacturing semiconductor device
FR9415773A FR2714527A1 (en) 1993-12-28 1994-12-28 Method of manufacturing semiconductor devices with aluminum wiring.

Publications (2)

Publication Number Publication Date
FR2720855A1 FR2720855A1 (en) 1995-12-08
FR2720855B1 true FR2720855B1 (en) 1998-03-27

Family

ID=27446935

Family Applications (2)

Application Number Title Priority Date Filing Date
FR9506357A Expired - Fee Related FR2720855B1 (en) 1993-12-28 1995-05-30 Method of manufacturing semiconductor devices with aluminum wiring by exposing the substrate to a reactive solution.
FR9506356A Expired - Fee Related FR2720854B1 (en) 1993-12-28 1995-05-30 Method of manufacturing semiconductor devices with aluminum wiring by etching and heating under vacuum.

Family Applications After (1)

Application Number Title Priority Date Filing Date
FR9506356A Expired - Fee Related FR2720854B1 (en) 1993-12-28 1995-05-30 Method of manufacturing semiconductor devices with aluminum wiring by etching and heating under vacuum.

Country Status (1)

Country Link
FR (2) FR2720855B1 (en)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4183781A (en) * 1978-09-25 1980-01-15 International Business Machines Corporation Stabilization process for aluminum microcircuits which have been reactive-ion etched
US4370195A (en) * 1982-03-25 1983-01-25 Rca Corporation Removal of plasma etching residues
JPS593927A (en) * 1982-06-29 1984-01-10 Fujitsu Ltd Etching of thin film
JPS62281331A (en) * 1986-05-29 1987-12-07 Fujitsu Ltd Etching method
JP2906590B2 (en) * 1990-06-14 1999-06-21 三菱瓦斯化学株式会社 Surface treatment agent for aluminum wiring semiconductor substrate

Also Published As

Publication number Publication date
FR2720854A1 (en) 1995-12-08
FR2720855A1 (en) 1995-12-08
FR2720854B1 (en) 1998-04-24

Similar Documents

Publication Publication Date Title
DE69331817D1 (en) Manufacturing method of a semiconductor substrate
DE69825517D1 (en) Manufacturing process of a semiconductor substrate
IT8349330A0 (en) METHOD FOR MANUFACTURING A SEMICONDUCTOR COMPOSITE SUBSTRATE ON INSULATION, WITH A CONTROLLED DEFENSITY-FREE PROFILE
ES531596A0 (en) A PHOTOVOLTAIC DEVICE FORMED OF MULTIPLE ZONES OF SEMICONDUCTOR ALLOYS DEPOSITED ON A SUBSTRATE
ID22434A (en) THE ESTABLISHMENT OF A CRYSTALLIN SEMICONDUCTOR FILM ON THE GLASS SUBSTRATE
DE69306783D1 (en) REACTOR FOR THE PRODUCTION OF SEMICONDUCTOR DEVICES BY GAS PHASE DEPOSITION
DE69511609T2 (en) Connect a semiconductor to a substrate
DE69533489D1 (en) Semiconductor package with a multi-layer substrate
EP0618623A3 (en) Fabrication process of a solar cell from a wafer substrate.
DE69219268D1 (en) Planarization of a semiconductor substrate
FR2738393B1 (en) PLASMA DISPLAY SUBSTRATE AND METHOD FOR THE PRODUCTION THEREOF
PT933340E (en) DEPOSIT PROCESS OF A LAYER BASED ON METAL NITRIDE ON A TRANSPARENT SUBSTRATE
FR2736934B1 (en) METHOD FOR MANUFACTURING A STRUCTURE WITH A USEFUL LAYER MAINTAINED A DISTANCE FROM A SUBSTRATE BY STOPS, AND FOR DISCONNECTING SUCH A LAYER
FR2707797B1 (en) Method of manufacturing bumps for chips.
DK0600392T3 (en) Method of reinforcing a semiconductor wafer as well as a reinforced semiconductor wafer
DE69619604D1 (en) Semiconductors with integrated coolers
DE69101818D1 (en) Semiconductor substrate etcher.
FR2697852B1 (en) Method of forming a ceramic coating on a substrate in the presence of ozone.
FR2697945B1 (en) Process for etching a heterostructure of group III-V materials.
FR2606037B1 (en) METAL COATING MADE ON A MINERAL SUBSTRATE
DE69023925D1 (en) MANUFACTURING METHOD OF A SEMICONDUCTOR COOLING ARRANGEMENT OF THE HEAT PIPE TYPE.
DE69402713D1 (en) MONOLOTIC SUBSTRATE MADE OF CORRUGATED, THIN METAL FILM
FR2720855B1 (en) Method of manufacturing semiconductor devices with aluminum wiring by exposing the substrate to a reactive solution.
DE69320540D1 (en) Manufacturing process of compound semiconductors
DE59104656D1 (en) Gas / liquid distributor between two exchange sections of a counterflow column.

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20090831