FR2717923B1 - Procédé de simulation d'un circuit de mémoire à accès multiples. - Google Patents

Procédé de simulation d'un circuit de mémoire à accès multiples.

Info

Publication number
FR2717923B1
FR2717923B1 FR9503507A FR9503507A FR2717923B1 FR 2717923 B1 FR2717923 B1 FR 2717923B1 FR 9503507 A FR9503507 A FR 9503507A FR 9503507 A FR9503507 A FR 9503507A FR 2717923 B1 FR2717923 B1 FR 2717923B1
Authority
FR
France
Prior art keywords
simulating
access memory
multiple access
memory circuit
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR9503507A
Other languages
English (en)
Other versions
FR2717923A1 (fr
Inventor
Thomas B Huang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Quickturn Design Systems Inc
Original Assignee
Quickturn Design Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Quickturn Design Systems Inc filed Critical Quickturn Design Systems Inc
Publication of FR2717923A1 publication Critical patent/FR2717923A1/fr
Application granted granted Critical
Publication of FR2717923B1 publication Critical patent/FR2717923B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
    • G06F30/331—Design verification, e.g. functional simulation or model checking using simulation with hardware acceleration, e.g. by using field programmable gate array [FPGA] or emulation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Geometry (AREA)
  • Evolutionary Computation (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Static Random-Access Memory (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Dram (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
FR9503507A 1994-03-24 1995-03-24 Procédé de simulation d'un circuit de mémoire à accès multiples. Expired - Fee Related FR2717923B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/217,049 US5448522A (en) 1994-03-24 1994-03-24 Multi-port memory emulation using tag registers

Publications (2)

Publication Number Publication Date
FR2717923A1 FR2717923A1 (fr) 1995-09-29
FR2717923B1 true FR2717923B1 (fr) 1997-01-31

Family

ID=22809481

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9503507A Expired - Fee Related FR2717923B1 (fr) 1994-03-24 1995-03-24 Procédé de simulation d'un circuit de mémoire à accès multiples.

Country Status (5)

Country Link
US (2) US5448522A (fr)
JP (1) JPH0844787A (fr)
DE (1) DE19510902A1 (fr)
FR (1) FR2717923B1 (fr)
GB (1) GB2287810B (fr)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5550782A (en) * 1991-09-03 1996-08-27 Altera Corporation Programmable logic array integrated circuits
IL109921A (en) * 1993-06-24 1997-09-30 Quickturn Design Systems Method and apparatus for configuring memory circuits
US5680583A (en) * 1994-02-16 1997-10-21 Arkos Design, Inc. Method and apparatus for a trace buffer in an emulation system
US5920712A (en) * 1994-05-13 1999-07-06 Quickturn Design Systems, Inc. Emulation system having multiple emulator clock cycles per emulated clock cycle
US5566123A (en) * 1995-02-10 1996-10-15 Xilinx, Inc. Synchronous dual port ram
US5819065A (en) * 1995-06-28 1998-10-06 Quickturn Design Systems, Inc. System and method for emulating memory
US5923865A (en) * 1995-06-28 1999-07-13 Quickturn Design Systems, Inc. Emulation system having multiple emulated clock cycles per emulator clock cycle and improved signal routing
US5822564A (en) * 1996-06-03 1998-10-13 Quickturn Design Systems, Inc. Checkpointing in an emulation system
US5841967A (en) 1996-10-17 1998-11-24 Quickturn Design Systems, Inc. Method and apparatus for design verification using emulation and simulation
US6421251B1 (en) 1997-05-02 2002-07-16 Axis Systems Inc Array board interconnect system and method
US6026230A (en) * 1997-05-02 2000-02-15 Axis Systems, Inc. Memory simulation system and method
US6009256A (en) * 1997-05-02 1999-12-28 Axis Systems, Inc. Simulation/emulation system and method
US6321366B1 (en) 1997-05-02 2001-11-20 Axis Systems, Inc. Timing-insensitive glitch-free logic system and method
US6389379B1 (en) 1997-05-02 2002-05-14 Axis Systems, Inc. Converification system and method
US6134516A (en) 1997-05-02 2000-10-17 Axis Systems, Inc. Simulation server system and method
US5960191A (en) 1997-05-30 1999-09-28 Quickturn Design Systems, Inc. Emulation system with time-multiplexed interconnect
US5970240A (en) 1997-06-25 1999-10-19 Quickturn Design Systems, Inc. Method and apparatus for configurable memory emulation
US6263484B1 (en) 1997-10-01 2001-07-17 Yang-Sei Yang Prototyping system and a method of operating the same
US6191998B1 (en) * 1997-10-16 2001-02-20 Altera Corporation Programmable logic device memory array circuit having combinable single-port memory arrays
US5883852A (en) * 1998-02-23 1999-03-16 Dynachip Corporation Configurable SRAM for field programmable gate array
US6467017B1 (en) 1998-06-23 2002-10-15 Altera Corporation Programmable logic device having embedded dual-port random access memory configurable as single-port memory
US6279146B1 (en) 1999-01-06 2001-08-21 Simutech Corporation Apparatus and method for verifying a multi-component electronic design
JP2003503791A (ja) * 1999-06-26 2003-01-28 セイ−ヤン ヤン、 入出力探針装置及びこれを用いた入出力探針方法と、これを基盤とする混合エミュレーション／シミュレーション方法
US6272451B1 (en) * 1999-07-16 2001-08-07 Atmel Corporation Software tool to allow field programmable system level devices
US6556579B1 (en) * 1999-09-21 2003-04-29 3Com Corporation Method and apparatus for detecting duplicate buffers in a descriptor based multi-port queue
US7111110B1 (en) 2002-12-10 2006-09-19 Altera Corporation Versatile RAM for programmable logic device
US6754130B1 (en) 2002-12-23 2004-06-22 Hewlett-Packard Development Company, Lp. Memory having multiple write ports and write insert unit, and method of operation
US6654308B1 (en) 2002-12-23 2003-11-25 Hewlett-Packard Development Company, Lp. Memory having multiple write ports and multiple control memory units, and method of operation
US6813215B2 (en) * 2002-12-23 2004-11-02 Hewlett-Packard Development Company, L.P. Memory having multiple write ports and method of operation
US7924845B2 (en) * 2003-09-30 2011-04-12 Mentor Graphics Corporation Message-based low latency circuit emulation signal transfer
US20060089829A1 (en) * 2004-10-21 2006-04-27 International Business Machines Corporation Method and apparatus to efficiently access modeled memory in a logic simulation hardware emulator
US8959010B1 (en) 2011-12-08 2015-02-17 Cadence Design Systems, Inc. Emulation system with improved reliability of interconnect and a method for programming such interconnect
US8743735B1 (en) 2012-01-18 2014-06-03 Cadence Design Systems, Inc. Emulation system for verifying a network device
US8595683B1 (en) 2012-04-12 2013-11-26 Cadence Design Systems, Inc. Generating user clocks for a prototyping environment

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0787032B2 (ja) * 1985-07-08 1995-09-20 日本電気アイシ−マイコンシステム株式会社 半導体記憶装置
US4862347A (en) * 1986-04-22 1989-08-29 International Business Machine Corporation System for simulating memory arrays in a logic simulation machine
US5148397A (en) * 1989-03-16 1992-09-15 Oki Electric Industry Co. Ltd. Semiconductor memory with externally controlled dummy comparator

Also Published As

Publication number Publication date
US5448522A (en) 1995-09-05
GB2287810A (en) 1995-09-27
DE19510902A1 (de) 1995-09-28
FR2717923A1 (fr) 1995-09-29
GB9505638D0 (en) 1995-05-10
US5563829A (en) 1996-10-08
JPH0844787A (ja) 1996-02-16
GB2287810B (en) 1998-07-29

Similar Documents

Publication Publication Date Title
FR2717923B1 (fr) Procédé de simulation d'un circuit de mémoire à accès multiples.
DE69628879D1 (de) Datenübertragungsverfahren für eine Anzeigesteuerschaltung
DE69609862D1 (de) Datenbasiszugriff
FI944226A0 (fi) Menetelmä tietovirtojen yhdistämiseksi
DE69223287T2 (de) Steuerungsverfahren für eine Computerspeichereinrichtung
DE69625583D1 (de) Datenformleser
DE69617372T2 (de) Datenaufzeichnungs-/-wiedergabeverfahren
EP0646606A3 (fr) Procédé de préparation de copolymères en émulsion solubles dans un milieu alcalin.
DE69509473D1 (de) Computerunterstütztes Ausbildungssystem für Studenten
DE59409758D1 (de) Simulationsverfahren für MOS-Schaltkreise
FI956243A (fi) Menetelmä dataan pääsyn toteuttamiseksi ensisijaiseen muistiin perustuvassa tietokannassa
DE69410506D1 (de) Verkaufsautomat
FR2714202B1 (fr) Mémoire en circuit intégré à temps de lecture amélioré.
DE69404537D1 (de) Simulations-Einrichtung
FR2718867B1 (fr) Procédé d'effacement d'une mémoire et circuits de mise en Óoeuvre.
DE59301558D1 (de) Verkaufsautomat für Pommes frites
DE69427669T2 (de) Informationswiedergabevorrichtung
FR2715093B1 (fr) Dispositif et procédé de reproduction d'une forme en trois dimensions à une échelle différente.
EP0442616A3 (en) Method for testing a computer memory location
DE69421735T2 (de) Datenaufzeichnungsmethode
FR2697643B1 (fr) Procede de simulation d'une image infra-rouge.
KR970014913U (ko) 학습용 카드 자동 판매기
KR960039057U (ko) 컴퓨터 캐비닛
KR950007081U (ko) 자동판매기
FR2770067B1 (fr) Procede d'acces a une application

Legal Events

Date Code Title Description
ST Notification of lapse